

**A NEW MINIMIZATION TECHNIQUE OF THE ERROR IN
SHORT-CHANNEL MOSFET CIRCUITS RESULTING
FROM CARRIER MOBILITY REDUCTION**

BY

IBRAHIM ALI AS-SABBAN

A Thesis Presented to the
DEANSHIP OF GRADUATE STUDIES

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS

DHAHRAN, SAUDI ARABIA

In Partial Fulfillment of the
Requirements for the Degree of

MASTER OF SCIENCE

In

ELECTRICAL ENGINEERING

December, 2013

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS

DHAHRAN- 31261, SAUDI ARABIA

DEANSHIP OF GRADUATE STUDIES

This thesis, written by IBRAHIM ALI AS-SABBAN under the direction of his thesis advisor and approved by his thesis committee, has been presented to and accepted by the Dean of Graduate Studies, in partial fulfillment of the requirements for the degree of **MASTER OF SCIENCE IN ELECTRICAL ENGINEERING.**



Dr. Ali Al-Shaikhi
Department Chairman



Prof. Salam A. Zummo
Dean of Graduate Studies




26/1/15


Date



Dr. Munir A. Al-Absi
(Advisor)



Prof. Muhammad T. Abuelma'atti
(Member)



Dr. Alaa El-Din Hussein
(Member)

© IBRAHIM ALI ABU-BAKR AS-SABBAN

2013

This thesis is dedicated to
my parents, my brothers, my sisters
my wife, and my sons Ali and Ahmed,
for their love, endless support and encouragement

ACKNOWLEDGMENTS

First and foremost, I thank ALLAH for all the blessings and wonderful opportunities. He has bestowed upon me in my journey through life. It is only by his grace that I have had the ability and strength to overcome life's challenges.

I am very grateful to so many people for their help and support given to me along the entire course of my graduate study. First of all, I would like to express my sincere gratitude to my advisor, Dr. Munir Al-absi, for his continuous help, guidance and the countless hours of attention he devoted during this work. Next, I would like to thank the members of my thesis defense committee, Dr. Muhammad Abuelma'atti and Dr. Alaa El-Din Hussein for their useful comments on the thesis. Also, I would like to thank my colleagues and friends who helped me through my study.

Acknowledgment is due to King Fahd University of Petroleum and Minerals for supporting this research. Special thanks are due to Hadhramout Establishment for Human Development for supporting me during master program.

My sincere thanks and acknowledgements are due to my parents for their encouragement, prayers and continuous support. Also, I would like to express my sincere appreciation to my dear wife for her great patience and motivation. I owe great thanks to my brothers and sisters for their encouragement.

TABLE OF CONTENTS

| | |
|---|------------|
| ACKNOWLEDGMENTS | V |
| TABLE OF CONTENTS | VI |
| LIST OF TABLES | IX |
| LIST OF FIGURES | X |
| LIST OF ABBREVIATIONS | XII |
| ABSTRACT | XIV |
| ARABIC ABSTRACT | XV |
| CHAPTER 1 INTRODUCTION..... | 1 |
| 1.1 Short-channel MOSFETs and Second Order Effects | 2 |
| 1.1.1 Channel- Length Modulation..... | 2 |
| 1.1.2 Body Effect..... | 3 |
| 1.1.3 Temperature Effect..... | 3 |
| 1.1.4 Carrier Mobility Reduction | 5 |
| 1.2 Current-mode Circuits Based on MTL Principle..... | 7 |
| 1.3 Motivation | 10 |
| 1.4 Research Problem Statement..... | 10 |
| 1.5 Thesis Organization | 11 |
| CHAPTER 2 LITERATURE REVIEW..... | 12 |
| 2.1 Introduction | 12 |
| 2.2 Analog Computational Circuits | 12 |

| | | |
|---|--|-----------|
| 2.2.1 | Square-rooting Circuit..... | 13 |
| 2.2.2 | Squaring Circuit..... | 15 |
| 2.2.3 | Multiplying Circuit | 18 |
| 2.3 | Conventional Analog Computational Circuits | 20 |
| 2.3.1 | Square-rooting Circuit..... | 20 |
| 2.3.2 | Squaring Circuit..... | 22 |
| 2.3.3 | Multiplying Circuit | 24 |
| 2.4 | Research Goals..... | 26 |
| CHAPTER 3 DESIGN AND SIMULATION OF CURRENT-MODE CMOS ANALOG COMPUTATIONAL CIRCUITS | | 27 |
| 3.1 | Introduction | 27 |
| 3.2 | Current-mode Square-rooting Circuit..... | 27 |
| 3.2.1 | Proposed Current-mode Square-rooting Circuit | 27 |
| 3.2.2 | Simulation Results..... | 31 |
| 3.2.3 | Mismatch Analysis | 35 |
| 3.3 | Current-mode Squaring Circuit | 52 |
| 3.3.1 | Proposed Current-mode Squaring Circuit | 52 |
| 3.3.2 | Simulation Results..... | 56 |
| 3.3.3 | Mismatch Analysis | 59 |
| 3.4 | Current-mode Multiplying Circuit | 73 |
| 3.4.1 | Proposed Current-mode Multiplying Circuit | 73 |
| 3.4.2 | Simulation Results..... | 75 |
| 3.4.3 | Mismatch Analysis | 79 |
| CHAPTER 4 CONCLUSION AND FUTURE WORK..... | | 87 |
| 4.1 | Conclusions | 87 |

| | | |
|------------|---|------------|
| 4.2 | Directions for Future Work | 87 |
| | APPENDIX A | 89 |
| | APPENDIX B..... | 91 |
| | APPENDIX C | 94 |
| | REFERENCES | 95 |
| | VITAE..... | 106 |

LIST OF TABLES

| | |
|---|----|
| Table 1.1 Channel length modulation factor for nMOS and pMOS in various technologies..... | 3 |
| Table 2.1 Summary of various CMOS square-rooting circuits | 15 |
| Table 2.2 Comparison of different CMOS squaring circuits in short-channel | 17 |
| Table 2.3 Summary of various CMOS multiplying circuits in short-channel | 20 |
| Table 3.1 Transistors aspect ratio used in square-rooting circuit..... | 31 |
| Table 3.2 Transistor Standard deviation of MOS parameters..... | 43 |
| Table 3.3 Comparison table between different square-rooting circuits..... | 52 |
| Table 3.4 Transistor aspect ratios of the squaring circuit | 56 |
| Table 3.5 Comparison between the proposed squaring and previously reported works ... | 73 |
| Table 3.6 Transistor aspect ratios of the multiplying circuit | 76 |
| Table 3.7 Comparison between the proposed multiplying and previously reported works..... | 86 |

LIST OF FIGURES

| | |
|--|----|
| Figure 1.1 Long-channel drain current change with temperature [3]..... | 4 |
| Figure 1.2 Short-channel drain current change with temperature [3] | 4 |
| Figure 1.3 Drift velocity plotted against electric field [3] | 5 |
| Figure 1.4 MTL loop | 8 |
| Figure 2.1 Current-mode MOS square-rooting circuit [52]..... | 14 |
| Figure 2.2 Current-mode MOS squaring circuit [61] | 16 |
| Figure 2.3 Current-mode MOS squaring circuit [62] | 16 |
| Figure 2.4 Current-mode MOS squaring circuit [63] | 17 |
| Figure 2.5 Multiplier cell [85]..... | 19 |
| Figure 2.6 Current-mode MOS multiplying circuit [86] | 19 |
| Figure 2.7 Block diagram of the current-mode square-rooting circuit..... | 20 |
| Figure 2.8 Conventional current-mode square-rooting circuit [52] | 21 |
| Figure 2.9 Conventional current-mode squaring circuit [44] | 23 |
| Figure 2.10 Block diagram of the multiplying circuit [87]..... | 25 |
| Figure 2.11 Block diagram of the multiplying circuit..... | 25 |
| Figure 3.1 Proposed current-mode CMOS square-rooting circuit | 28 |
| Figure 3.2 Simulated and calculated results for the square-rooting circuit | 32 |
| Figure 3.3 Simulation result for error of DC analysis | 32 |
| Figure 3.4 Simulation for transient analysis of the square-rooting circuit | 33 |
| Figure 3.5 Simulation result for temperature variation of the square-rooting circuit | 34 |
| Figure 3.6 Frequency response of the proposed square-rooting circuit | 34 |

| | |
|--|----|
| Figure 3.7 Modeling V_{TH} variations using a DC voltage source with Gaussian distribution | 43 |
| Figure 3.8 Monte Carlo analysis with Gaussian distribution for threshold variation | 43 |
| Figure 3.9 Monte Carlo analysis with Gaussian distribution for 2% channel length variation | 48 |
| Figure 3.10 Proposed current-mode squaring circuit | 53 |
| Figure 3.11 The output current of the ideal and the proposed squaring circuit | 57 |
| Figure 3.12 Error between calculated and simulated | 57 |
| Figure 3.13 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error | 58 |
| Figure 3.14 Simulation result for temperature variation | 58 |
| Figure 3.15 Frequency response of the proposed squaring circuit | 59 |
| Figure 3.16 Monte Carlo analysis with Gaussian distribution for threshold variation for the squaring circuit | 67 |
| Figure 3.17 Monte Carlo analysis with Gaussian distribution for the squaring circuit | 72 |
| Figure 3.18 Proposed current-mode multiplied circuit | 74 |
| Figure 3.19 Simulation result for DC transfer characteristics of the multiplying Circuit | 76 |
| Figure 3.20 The error of the proposed multiplying circuit | 77 |
| Figure 3.21 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error | 77 |
| Figure 3.22 Simulation result for temperature variation of the multiplying Circuit | 78 |
| Figure 3.23 Frequency response of the proposed multiplying circuit | 78 |
| Figure 3.24 Modulated ac output current of the multiplying as amplitude modulation | 79 |

LIST OF ABBREVIATIONS

MOSFET: Metal Oxide Semiconductor Field Effect Transistor

MOS: Metal Oxide Semiconductor

CMOS: Complementary MOS

PMOS: P-channel MOSFET

NMOS: N-channel MOSFET

MTL: MOSFET Translinear Loop

VLSI: Very Large Scale Integration

AC: Alternating Current

DC: Direct Current

V: Voltage

I: Current

I_D: Drain Current

R: Resistor

M: Transistor

λ : Channel Length Modulation Factor

θ : Fitting Parameter

k'_n : Process Transconductance Parameter

W: Channel Width

L: Channel Length

β : Transconductance Parameter= $(k'_n * W/L)$

V_{GS} : Gate to Source Voltage

V_{DS} : Drain to Source Voltage

V_{SB} : Source to Body Voltage

V_{TH} : Threshold Voltage

V_{TH0} : Zero-bias Threshold Voltage

V_C : Controllable Voltage

V'_A : Entirely Process Technology

ϕ_b : Bulk Potential

ΔL : Mismatch term of L

ΔV_{TH} : Mismatch term of V_{TH}

μ_0 : Low Field Mobility

cw : Clockwise

ccw : Counter-clockwise

T : Absolute Temperature

ABSTRACT

FULL NAME : IBRAHIM ALI ABU-BAKR AS-SABBAN

THESIS TITLE : A NEW MINIMIZATION TECHNIQUE OF THE ERROR IN
SHORT-CHANNEL MOSFET CIRCUITS RESULTING
FROM CARRIER MOBILITY REDUCTION

MAJOR FIELD : ELECTRICAL ENGINEERING

DATE OF DEGREE : December, 2013

As the transistor is scaled down, second order effects should be included in the analysis. Consequently, the square law drain current equation is not valid anymore and hence a way to compensate for the errors due to these effects should be considered. The main effects that can be compensated for are the channel length modulation, body effect and the carrier mobility reduction. For example, at large gate-source voltage, the high electric field developed between the gate and the channel confines the charge carrier to a narrower region below the oxide-silicon interface, leading to more carrier scattering and hence lower mobility. In this work, a new minimization technique to cancel the error in short-channel MOSFET circuits resulting from carrier mobility reduction is proposed. The proposed technique is used in redesigning some analog computational circuits like square-rooting circuit, squaring circuit and multiplying circuit based on MOS translinear loop principle operating in strong inversion. The proposed circuits are simulated using T-spice in 0.18 μ m CMOS technology.

MASTER OF SCIENCE

KING FAHD UNIVERSITY OF PETROLUEM AND MINERALS

DHAHRAN-SAUDI ARABIA

DECEMBER 2013

ملخص الرسالة

الاسم الكامل: إبراهيم علي أبوبكر الصبان

عنوان الرسالة: طريقة جديدة لتقليل الخطأ الناجم عن تأثير حركة الإلكترونات عبر القناة في الدوائر الكهربائية والتي تستخدم ترانزستور قصير القناة من نوع MOSFET.

التخصص: هندسة كهربائية

تاريخ الدرجة العلمية: ديسمبر 2013

من المعلوم أنه كلما قل حجم الترانزستور فإن العوامل الثانوية المؤثرة في أدائه تزداد بشكل كبير وبالتالي فإن هذه العوامل تكون مهمة جداً ويجب أخذها بعين الاعتبار في تصميم الدوائر الإلكترونية. وأهم العوامل المؤثرة هي تأثير طول القناة و حركة الإلكترونات في القناة. فمثلاً عند زيادة الجهد بين البوابة والمصدر للترانزستور فإن المجال المغناطيسي بين البوابة والقناة يزداد بشكل كبير الأمر الذي يؤدي إلى الحد من تنقل الشحنات الكهربائية أسفل البوابة وبالتالي يزداد تشتت الإلكترونات وهذا يحد من حركتها عبر القناة وهذا ما يعرف باسم (Carrier Mobility Reduction). هذا البحث يقدم طريقة جديدة لتقليل الخطأ الناجم عن تأثير حركة الإلكترونات عبر القناة في الدوائر الكهربائية والتي تستخدم ترانزستور قصير القناة من نوع MOSFET. هذه الطريقة تم تطبيقها على دوائر تماثلية والتي شملت كل من دائرة الجذر التربيعي ودائرة التربيع ودائرة الضرب. تم تنفيذ جميع هذه الدوائر باستخدام طريقة الحلقة أو ما يعرف باسم (Translinear Loop). تم محاكاة هذه الدوائر باستخدام أحد البرامج المعتمدة من الصناعة Tanner T-Spice والذي أستخدم فيه تقنية ال CMOS 0.18µm.

درجة الماجستير في العلوم

جامعة الملك فهد للبترول و المعادن

الظهران- المملكة العربية السعودية

ديسمبر 2013

CHAPTER 1

INTRODUCTION

In order to realize higher-speed and higher packing density CMOS circuits, the dimensions of MOSFET transistors have continued to shrink according to the scaling law proposed in [1]. However, the low-voltage and low-power for submicron VLSI applications have become rather significant as a result of extremely large integration. Consequently, scaling of MOS dimensions is important in order to achieve higher-performance and higher-functional VLSI's. The gradual channel approximation used for long-channel MOSFET to develop the square-law V-I characteristics of the MOSFET is not suitable for modern short-channel devices.

It is well known that, as the channel length is reduced, the so-called short-channel effects arise. However, the short-channel effects are often attributed to the limitation imposed on electron drift characteristics in the channel and the modification of the threshold voltage. In particular, the short-channel effects can be physically classified by the so-called drain induced barrier lowering, surface scattering, velocity saturation, impact ionization and hot electrons. When the transistor size scaled down to deep nanometres, the traditional square-law characteristic and models cannot be used. Second order effects play an important role in short-channel MOSFET and cannot be ignored, otherwise the accuracy of the design will be degraded very much. More details about the second order effects are given below.

1.1 Short-channel MOSFETs and Second Order Effects

As circuits are designed using short-channel MOS transistors, second order effects become more important and require modifications to the MOS models or a way to compensate for the errors due to these effects. The main effects that can be compensated for are the channel length modulation, body effect and the carrier mobility reduction.

1.1.1 Channel- Length Modulation

The drain current equation including the channel length modulation only is given by:

$$I_D = \frac{\beta}{2} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS}) \quad (1.1)$$

Where $\beta = \mu_n C_{ox} \frac{W}{L}$ is the transconductance parameter, V_{GS} is the gate-source voltage,

V_{TH} is the threshold voltage, V_{DS} is the drain to source voltage, and λ is the channel length modulation factor given by:

$$\lambda = \frac{1}{V'_A L} \quad (1.2)$$

where V'_A is the value of entirely process-technology [2], L is channel length.

Channel length modulation is considered one of several short-channel effects in MOSFETs. It is well known that the channel length modulation factor (λ) increases as the channel length decrease as shown in table (1.1) [2].

Table 1.1 Channel length modulation factor for nMOS and pMOS in various technologies

| CMOS Technology | λ nMOS | λ pMOS |
|-------------------------------------|---------------------|----------------------|
| 0.8μm | 0.04v ⁻¹ | 0.05v ⁻¹ |
| 0.5μm | 0.05v ⁻¹ | 0.1v ⁻¹ |
| 0.18μm | 0.2v ⁻¹ | 0.166v ⁻¹ |

1.1.2 Body Effect

In MOS transistor, the body effect occurs when the source terminal is not connected to the substrate or body terminal which is usually connected to the most negative power supply in an NMOS transistor and to the most positive in a PMOS transistor. The resulting reverse-bias voltage between the source and the body (V_{SB}) in an NMOS circuit will have an effect on the drain current of the MOS transistor [2].

Body effect is related to threshold voltage by the following equation:

$$V_{TH} = V_{THO} + \gamma \left(\sqrt{(2\phi_b + |V_{SB}|)} - \sqrt{2\phi_b} \right) \quad (1.3)$$

Where V_{TH} is the threshold voltage, V_{THO} is the zero-bias threshold voltage, γ is the body-effect coefficient, and ϕ_b is the bulk potential. It is clear from equation (1.3) that the threshold voltage V_{TH} increases as the source-substrate voltage (V_{SB}) increases.

1.1.3 Temperature Effect

The drain current of the MOS transistor is temperature sensitive, due to the sensitivity of the threshold voltage V_{TH} and transconductance parameter β to temperature variation,

with reference to equation (1.1) as temperature increases, the magnitude of V_{TH} and β decrease. The decrease in V_{TH} causes the drain current to increase. At the same time, a decrease in β causes the drain current to decrease. However, at small V_{GS} , V_{TH} dominates and the drain current increases with increasing temperature. At higher V_{GS} , β dominates and the drain current decreases with increasing temperature. Figures (1.1) and (1.2) show how the drain current variation with temperature in a long-channel and short-channel CMOS technology respectively [3].




Figure 1.1 Long-channel drain current change with temperature [3]




Figure 1.2 Short-channel drain current change with temperature [3]

1.1.4 Carrier Mobility Reduction

The gradual channel approximation used earlier to develop the square-law current-voltage characteristics of the MOSFET is not suitable for modern short-channel devices. The electric field under the gate oxide can no longer be treated in a single dimension. In addition, the velocity of the carriers drifting between the channel and the drain of the MOSFET can saturate and an effect called carrier velocity saturation (V_{sat}). The average drift velocity (v) of an electron plotted against electric field (E) is shown in Figure (1.3). When the electric field reaches a critical value (E_{crit}) the velocity saturates at V_{sat} that is the velocity cease to increase with increasing electric field. The ratio of electron drift velocity to applied electric field is the electron mobility [3] as the following equation;

$$\mu = \frac{v}{E} \quad (1.4)$$




Figure 1.3 Drift velocity plotted against electric field [3]

With reference to Figure (1.3), above the E_{crit} , the mobility starts to decrease, whereas below E_{crit} , the mobility is essentially constant.

However, at large gate-source voltage, the high electric field developed between the gate and the channel confines the charge carrier to a narrower region below the oxide-silicon interface, leading to more carrier scattering and hence lower mobility. Since scaling has substantially deviated from the constant-field scenario, small-geometry devices experience significant mobility degradation. An empirical equation modelling mobility reduction is given by;

$$\mu_{eff} = \frac{\mu_0}{1 + \theta(V_{GS} - V_{TH})} \quad (1.5)$$

Where μ_{eff} is the mobility reduction parameter, μ_0 denotes the low-field mobility and θ is a fitting parameter roughly given by:

$$\theta = \left(\frac{10^{-7}}{t_{ox}} \right) V^{-1} \quad (1.6)$$

Where t_{ox} is gate oxide thickness [4], typical values of θ is about 0.25 V^{-1} .

In short-channel MOSFET, the drain current of a MOS transistor operating in saturation is given by;

$$I_D = \frac{\beta}{2} \frac{(V_{GS} - V_{TH})^2}{1 + \theta(V_{GS} - V_{TH})} \quad (1.7)$$

According to equation (1.7), the term $(V_{GS} - V_{TH})$ voltage can be written as;

$$V_{GS} - V_{TH} = \frac{I_D \theta}{\beta} + \sqrt{\left(\frac{I_D \theta}{\beta} \right)^2 + \frac{2I_D}{\beta}} \quad (1.8)$$

Since the drain current is in μA , then;

$$\left(\frac{I_D \theta}{\beta}\right)^2 \ll \left(\frac{2I_D}{\beta}\right) \quad (1.9)$$

Using equation (1.9), equation (1.8) can be rewritten as;

$$V_{GS} - V_{TH} \approx \frac{I_D \theta}{\beta} + \sqrt{\frac{2I_D}{\beta}} \quad (1.10)$$

As a result, when using short-channel MOS transistors, ignoring the carrier mobility reduction will lead to error in the drain current and hence degrade the accuracy of the designed circuits. Consequently something has to be done to compensate for these errors.

This work will focus on the compensation of the error due to carrier mobility reduction in MOS translinear loop based analog computational circuits.

1.2 Current-mode Circuits Based on MTL Principle

MOSFET translinear loop (MTL) principle defined as a loop with an even number of transistors, with as many gate-source connections arranged clockwise as the number of gate-source connections in counterclockwise configuration. The MTL principle was developed by [5] and [6]. Circuits based on MTL using short-channel MOSFET suffer from second order effects such as channel length modulation, body effect and carrier mobility reduction. The effect of channel length modulation can be ignored if the supply voltage is reduced. Also the effect of body can be ignored if the source terminal is connected to the substrate. But, this is not the case for the reduction in carrier mobility. Something has to be done to cancel/minimize the error due to this effect, otherwise all

circuits designed using the MTL principle will have a poor accuracy. As an illustration of this effect, consider the four transistors translinear loop shown in Figure (1.4).




Figure 1.4 MTL loop

According to the MTL principle,

$$\sum_{cw} V_{GS} = \sum_{ccw} V_{GS} \quad (1.11)$$

Where the subscripts *cw* and *ccw* indicate the devices connected clockwise and counterclockwise in the loop respectively.

The loop voltages are given by:

$$V_{GS1} + V_{GS2} = V_{GS3} + V_{GS4} \quad (1.12)$$

Assuming the carrier mobility reduction and channel length modulation effects are ignored, the drain current equation of MOS transistors in the saturation region is given by:

$$I_D = \frac{\beta}{2}(V_{GS} - V_{TH})^2 \quad (1.13)$$

From equation (1.13), V_{GS} can be written as:

$$V_{GS} = \sqrt{\frac{2I_D}{\beta}} + V_{TH} \quad (1.14)$$

Substituting equation (1.14) into equation (1.12) and assuming matched transistors and neglecting the body effect, then;

$$\sqrt{I_{D1}} + \sqrt{I_{D2}} = \sqrt{I_{D3}} + \sqrt{I_{D4}} \quad (1.15)$$

Equation (1.15) is the main idea in the design of analog computational circuits. If the carrier mobility reduction is not ignored, which is the case for short-channel MOS transistor; equation (1.7) will be used.

It is clear from equation (1.16) that it is difficult to express V_{GS} as a closed form function of the drain current. Thus it is not possible to obtain an equation similar to equation (1.15). Consequently, it will not be possible to get an accurate computational circuit without compensating the error resulting from the carrier mobility reduction. The same problems apply to other current-mode circuits. This work will focus on developing a solution to cancel/minimize errors due to carrier mobility reduction and apply the proposed solution to some predesigned CMOS current-mode analog computational circuits.

1.3 Motivation

It is well known that scaling down transistor size reduced chip size, lower gate delays, allowing higher frequency operation and reduce the power consumption. Associated with these benefits some unwanted side effects known as second order effects are introduced. The carrier mobility reduction is one of these unwanted effects. The motivation of this thesis is to cancel/minimize the error in short-channel MOSFET circuits resulting from carrier mobility reduction to improve the accuracy in analog computational circuits designed based on MTL principle. Consequently the objective of this thesis is to design current-mode CMOS analog circuits such as (square-rooting circuit, squaring circuit and multiplying circuit) that are reduced the short-channel effect caused carrier mobility reduction.

1.4 Research Problem Statement

Many current mode CMOS analog computational circuits using MOSFET have been reported in the literature. Most of them were developed for long-channel, in which carrier mobility reduction is ignored, using simple long channel MOSFET model. This cannot be applied to short-channel MOS transistor because carrier mobility reduction of the MOS transistor changes with its gate-source voltage as stated previously.

In short channel MOS transistor, second order effects become more important and require modifications to the MOS models or a way to compensate for the errors due to these effects. In this thesis, a new method to minimize/cancel errors due to carrier mobility

reduction based on MTL is developed. Some CMOS current-mode analog computational circuits are designed using this approach.

1.5 Thesis Organization

The thesis is divided into four chapters and its outline is described as given below:

➤ **Chapter 1: Introduction.**

This chapter presents various types of second order effects, current-mode circuits based on MTL principle, motivation, research problem statement and the outline of thesis.

➤ **Chapter 2: Literature Review.**

Chapter 2 summarizes previous work of CMOS analog computational circuits such as square-rooting, a squaring and multiplying

➤ **Chapter 3: Design and Simulation of Current-Mode CMOS Analog Computational Circuits.**

In this chapter using the proposed technique, some CMOS analog computational circuits such as square-rooting, a squaring and multiplying are redesigned and simulated to overcome the errors of the output current caused by carrier mobility reduction.

➤ **Chapter 4: Conclusion and Future Work.**

Finally in Chapter 4, the thesis conclusion is provided along with recommended future studies and extensions.

CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

The demand for low-voltage and low power current-mode circuit design has been widely increasing, especially for battery powered applications. However, high accuracy and large dynamic range over wide range frequencies of analog circuits are needed. The CMOS technology is the best choice for these requirements and is the desirable basis for the most complex analog signal processing. Therefore, CMOS analog computational circuits with nonlinear functions may greatly enhance signal processing capability such as waveform generation, fuzzy control, neural network, adaptive filtering, analog to digital (A/D) converter, RMS-averaging, frequency translation and modulation [7]–[12]. These circuits have been gained attention to be able to exploit the potential of current-mode analog signal processing, providing attractive and best solution for many circuits and system problems.

2.2 Analog Computational Circuits

A number of CMOS analog computational circuits such as square-rooting, squaring and multiplying circuits have been presented in many literatures [7]–[21]. Some of them are the voltage-mode[7], [16] and some other are the current-mode [8], [9]. In addition, analog computational circuits designed using MOSFET operating in strong inversion can

be classified based on the transistor mode of operation, linear [11], [17] and saturation [13]–[15]. There are different approaches used to design analog computational circuits. One approach is based on MOSFET translinear loop (MTL) and it is the most commonly used [18]–[21]. The starting point in designing such circuits is the use of the square-law drain current equation of the MOS transistor. This model can't be used in circuits designed using a short-channel MOS transistors, where second order effects should be considered. In the next section, literature survey on the previous work done in the design of some current mode analog computational circuits using MOSFET in strong inversion will be presented. More attention will be given to the compensation techniques used for the error caused by carrier mobility reduction.

2.2.1 Square-rooting Circuit

A square-rooting circuit is one of the useful analog building blocks used in measurement, instrumentation and neural networks [22]–[25]. For instance, it can be used to calculate the r.m.s value of an arbitrary waveform [22] and the Euclidean distance between two vectors [23]. In the past, the square-rooting circuit is realized using operational amplifiers (Op-Amp) and bipolar junction transistors (BJT) [26],[27]. The frequency performance of this approach is limited by the bandwidth of the Op-Amp. There are many voltage-mode and current-mode square-rooting circuit based on MOS transistors that are used in the implementation of several analog building blocks such as differentiators [28]–[30], integrators [31], oscillators [32]–[34], and filters [35]–[38]. The current mode geometric-mean has been realized using square-root-domain block [36], [37]. However, the current-mode multiplier-divider circuit has been realized using both geometric mean and squarer-

divider block [39], [40]. All the previously mentioned designs used the simple long-channel transistor model and hence, second order effects are ignored.

In addition, several CMOS square-rooting circuits were realized based on a square-law model of the MOS transistor operating in saturation region [41]–[51]. A new current-mode squaring circuit that reduces short-channel effect caused by carrier mobility reduction was proposed in [52] and is shown in Figure (2.1) . A transistor (M18) added between the gates of transistors M2 and M3 is used as an active resistor to compensate for error due to the carrier mobility reduction. In this case, the output current will flow through this transistor, so a new voltage term will be added to the MTL to cancel the error in the output. The drawback of this approach is that a controllable voltage (V_C) is required. Also, changes in the drain-source voltage (V_{DS}) of the transistor (M18) cause variations in the resistance value which degrades the accuracy of the circuit.




Figure 2.1 Current-mode MOS square-rooting circuit [52]

Table (2.1) summarizes the performance parameters for various CMOS square-rooting circuits designed using short-channel MOSFETs.

Table 2.1 Summary of various CMOS square-rooting circuits

| Ref. | Public. Year | Type (In/Out) | Tech. | Supply Voltage | Input Range | Power Cons. | Relative Error | -3 dB Frequency | Area |
|------|--------------|---------------|--------------------|-------------------|------------------|-----------------------|----------------|-----------------|---------------------|
| [48] | 2009 | CI/CO | 0.35 μm | 3V | - | - | - | - | - |
| [49] | 2009 | CI/CO | 0.18 μm | 1.5V | 40 μA | - | - | - | - |
| [50] | 2010 | CI/VO | 0.25 μm | $\pm 0.7\text{V}$ | 50 μA | 1.4 (μW) | 0.55% | - | - |
| [51] | 2007 | VI/CO | 0.25 μm | 1.8V | - | 145 (μW) | 2.5% | 158 MHz | 410 μm^2 |
| [52] | 2007 | CI/CO | 0.35 μm | 3.0V | 10 μA | - | 1.26% | - | - |

2.2.2 Squaring Circuit

The squaring circuit is another important building block used in analog signal processing applications, such as RMS-DC converters, pseudo-exponential cells, CMOS companding filters, fuzzy control, multipliers, ...etc.[53]–[57].

Squaring circuits designed using MOSFETs in saturation can be classified in two categories. The first one is the direct approach using MTL [53], [58]. The second approach uses the analog multiplier to obtain the squaring output. This multiplier can be designed with MOS transistor operating in saturation region [59] or both saturation and triode region [60]. In [61] a CMOS current-mode squaring circuit is proposed and is shown in Figure (2.2). The main advantage of this approach it is insensitive to the threshold voltage variation caused by body effect, but this circuit suffers from error due to the carrier mobility reduction effect.




Figure 2.2 Current-mode MOS squaring circuit [61]

In reference [62], a new current-mode squaring circuit that reduces short-channel effect caused by carrier mobility reduction was proposed and is depicted in Figure (2.3). This approach used the same approach presented in reference [52] to compensate for the carrier mobility reduction, so it has the same drawbacks that is mentioned regarding the circuit in reference [52].




Figure 2.3 Current-mode MOS squaring circuit [62]

In [63] a high precision MOS translinear loop based squarer/divider circuit free from mobility reduction is proposed. In this approach, small resistor is added in the MTL path to compensate for the error due to carrier mobility reduction as shown in Figure (2.4). The main drawbacks of this design are the increase in the silicon area and the power consumption of the circuit.




Figure 2.4 Current-mode MOS squaring circuit [63]

The summary of the performance parameters of various MOS squaring circuits using short-channel MOSFET is listed in Table (2.2)

Table 2.2 Comparison of different CMOS squaring circuits in short-channel

| Ref. | Public. Year | Type (In/Out) | Tech. | Supply Voltage | Input Range | Power Cons. | Relative Error | -3 dB Frequency | Area |
|------|--------------|---------------|--------|----------------|-------------|-------------|----------------|-----------------|------------------------|
| [51] | 2008 | VI/CO | 0.25μm | 3.3V | ±1.0 V | 90μW | 3% | 200MHz | 340(μm ²) |
| [61] | 2011 | CI/CO | 0.25μm | 1.4V | ±40μA | 72.6μW | 1.9% | 0.03MHz | - |
| [62] | 2007 | CI/CO | 0.35μm | 3V | 7μA | - | - | 50MHz | 1500(μm ²) |
| [63] | 2011 | CI/CO | 0.35μm | - | 40μA | - | - | - | - |

2.2.3 Multiplying Circuit

Analog multiplying is a basic building block used in many analog signal processing applications such as adaptive equalization, waveform generation, modulators, phase detectors, and other signal processing circuits [64]–[69]. The main performance properties of the required multiplying function are accuracy, wide bandwidth, large dynamic range, low supply voltage, low power and low distortion. The most famous bipolar analog multiplying design is reported by Gilbert [70], [71]. A CMOS version of Gilbert cell based multiplier is reported in [72], [73]. Recently, some work has been carried out in the area of CMOS analog multiplier design [74]–[76]. Square-law model of the MOS transistor operating in the saturation region is used to realize these circuits. Also, some of CMOS multiplying circuits were designed using MOS transistors operating in the linear region [77]–[79].

Several CMOS multiplying circuits were designed using short-channel MOSFET but they didn't compensate for the error due to carrier mobility reduction [20], [51], [61], [80]–[82]. Therefore, the accuracy of these circuits is degraded. A few CMOS analog multiplying circuit were designed to reduce the second order effects such as body effect [61] and carrier mobility reduction [83]–[86] or both [85].

In [84], [85] a CMOS analog multiplier free from carrier mobility reduction is proposed. With reference to Figure (2.5), the input cell is formed by transistors M1-M4 which have the same fixed gate-source voltage. Hence, the linearity of the CMOS analog multiplier is independent of the mobility reduction. The main disadvantage of these approaches is that circuits are voltage-mode; therefore dynamic range will be limited.




Figure 2.5 Multiplier cell [85]

In reference [86] a novel high-precision current-mode multiplier/divider is proposed. This multiplier was designed based on both square-rooting and squaring circuits as depicted in Figure (2.6). Two resistors $R1$ and $R2$ are used in the MTL path to compensate for the error due to carrier mobility reduction. These resistors increase the silicon area and the power consumption of the circuit.




Figure 2.6 Current-mode MOS multiplying circuit [86]

Table (2.3) summarizes the performance parameters of various multiplying circuits designed using short-channel MOSFETs.

Table 2.3 Summary of various CMOS multiplying circuits in short-channel

| Ref. | Public. Year | Type (In/Out) | Tech. | Supply Voltage | Input Range | Power Cons. | Relative Error | -3 dB Frequency | Area |
|------|--------------|---------------|--------------|----------------|---------------|--------------|----------------|-----------------|----------------------------|
| [20] | 2009 | CI/CO | 0.35 μ m | 3.3V | $\pm 10\mu$ A | 240 μ W | 1.15% | 44.9MHz | - |
| [61] | 2011 | CI/CO | 0.25 μ m | 1.4V | 7 μ A | 32.4 μ W | - | 249MHz | - |
| [80] | 2009 | CI/CO | 0.35 μ m | 3.3V | $\pm 10\mu$ A | 340 μ W | 1.1% | 41.8MHz | - |
| [81] | 2010 | CI/CO | 0.35 μ m | 1.5V | $\pm 20\mu$ A | 1010 μ W | 6.4% | 343MHz | 18603 μ m ² |
| [82] | 2012 | CI/CO | 0.25 μ m | 2.5V | $\pm 10\mu$ A | 168 μ W | - | 278MHz | 331.5 μ m ² |
| [86] | 2009 | CI/CO | 0.35 μ m | 3V | 10 μ A | - | - | 44MHz | 10000 μ m ² |

2.3 Conventional Analog Computational Circuits

In this section, the conventional current-mode design of square-rooting, squaring and multiplying circuits will be explained. These cells will be used as a core cells in the proposed designs. More detail about every design will be given in the next sections.

2.3.1 Square-rooting Circuit

The conventional current-mode square-rooting circuit also known as geometric mean cell have two inputs (I_1 , I_2) and one output ($I_{out} = \sqrt{I_1 I_2}$) as shown in Figure (2.7).




Figure 2.7 Block diagram of the current-mode square-rooting circuit

In [52] a conventional current-mode square-rooting circuit is reported and is shown in Figure (2.8). Assuming the aspect ratios of transistors M1-M4 are chosen to be $\beta_1 = \beta_2 = \beta$ and $\beta_3 = \beta_4 = 2\beta$ where β is the transconductance parameter of the pMOS transistor. Applying MTL around transistors M1-M4 yield:

$$V_{SG1} + V_{SG2} = V_{SG3} + V_{SG4} \quad (2.1)$$

Assuming that the carrier mobility reduction and channel length modulation effects are ignored, the drain current of the transistor in the saturation region is given by:




Figure 2.8 Conventional current-mode square-rooting circuit [52]

$$I_D = \frac{\beta}{2} (V_{GS} - V_{TH})^2 \quad (2.2)$$

From equation (2.2), V_{GS} can be written as:

$$V_{GS} = \sqrt{\frac{2I_{Di}}{\beta}} + V_{TH} \quad (2.3)$$

Where I_{Di} is the drain current in the transistor M_i ;

Combining equations (2.1) and (2.3) and assuming all transistors are identical and neglecting body effect the following equation is obtained:

$$\sqrt{2I_{D1}} + \sqrt{2I_{D2}} = \sqrt{I_{D3}} + \sqrt{I_{D4}} \quad (2.4)$$

According to Figure (2.8), the drain current of M3 and M4 are the same and squaring both sides of equation (2.4), the drain current of M3 can be expressed as:

$$I_3 = \sqrt{I_1 I_2} + \frac{1}{2}(I_1 + I_2) \quad (2.5)$$

The second term to the right of equation (2.5) is canceled by proper selection of the aspect ratios for M9 and M10, so the output current is given by:

$$I_{out} = I_3 - \frac{1}{2}(I_1 + I_2) = \sqrt{I_1 I_2} \quad (2.6)$$

Equation (2.6) confirms that the output current I_{out} is the square-root of the multiplying input currents (I_1, I_2).

2.3.2 Squaring Circuit

A conventional current-mode squaring circuit based on MTL is proposed in [44] and is shown in Figure (2.9). The aspect ratios of transistors M1- M4 are selected such that $\beta_1 = \beta_2 = 2\beta$ and $\beta_3 = \beta_4 = \beta$ where β is the transconductance parameter of the PMOS transistor. Writing MTL around transistors M1- M4, then:

$$V_{SG1} + V_{SG2} = V_{SG3} + V_{SG4} \quad (2.7)$$

Assuming matched transistors and neglecting the second order effects are negligible. The following equation can be obtained:

$$\sqrt{\frac{2I_{D1}}{2\beta}} + \sqrt{\frac{2I_{D2}}{2\beta_2}} = \sqrt{\frac{2I_{D3}}{\beta}} + \sqrt{\frac{2I_{D5}}{\beta}} \quad (2.8)$$

where I_{Di} is the drain current in transistor Mi ;




Figure 2.9 Conventional current-mode squaring circuit [44]

According to Figure (2.9), the drain currents of M1 and M2 are the same and equal I_{Σ} , the equation (2.8) can be rewritten as:

$$\sqrt{2I_{D5}} = 2\sqrt{I_{\Sigma}} - \sqrt{2I_{D3}} \quad (2.9)$$

If the following condition is imposed:

$$I_{D3} = I_X + I_{D5} \quad (2.10)$$

Combining equations (2.9) and (2.10) and squaring the result for twice, the drain current for M5 is given by:

$$I_{D5} = \frac{I_{\Sigma}}{2} - \frac{I_x}{2} + \frac{I_x^2}{8I_{\Sigma}} \quad (2.11)$$

According to the circuit schematic in Figure (2.9), the output current of the circuit is:

$$I_{out} = I_{D4} + I_{D5} - I_{\Sigma} \quad (2.12)$$

Combining equations (2.11) and (2.12) to get:

$$I_{out} = \frac{I_x^2}{4I_{\Sigma}} \quad (2.13)$$

Equation (2.13) confirms that the output current I_{out} is the square of the input current I_x .

2.3.3 Multiplying Circuit

A conventional current-mode multiplying circuit can be obtained in two ways. The first way is based on both square-rooting and squaring circuits as depicted in Figure (2.10) [87]. The output current is given by:

$$I_{out} = \frac{I_{in}^2}{I_w} = \frac{(\sqrt{I_x I_y})^2}{I_w} = \frac{I_x I_y}{I_w} \quad (2.14)$$




Figure 2.10 Block diagram of the multiplying circuit [87]

The other way to obtain multiplying circuit is based on two squaring circuits and one subtracting circuit as illustrated in Figure (2.11). It is easy to show that the output current is given by:

$$I_{out} = (I_x + I_y)^2 - (I_x - I_y)^2 = 4I_x I_y \quad (2.15)$$




Figure 2.11 Block diagram of the multiplying circuit

The main advantage of using the square-difference identity in the multiplying circuit is to cancel the offset error. In order to implement a current-mode multiplying circuit, two squaring and subtracting circuits must be designed. According to Figure (2.11), if the

input current is (I_x+I_y) or (I_x-I_y) instead of I_x , the output current can be expressed as:

$$I_{O1} = \frac{(I_x + I_y)^2}{4I_\Sigma} \quad \text{or} \quad I_{O2} = \frac{(I_x - I_y)^2}{4I_\Sigma}.$$

With the reference to Figure (2.11), the output current of the multiplying circuit is:

$$I_{out} = I_{O1} - I_{O2} = \frac{(I_x + I_y)^2}{4I_\Sigma} - \frac{(I_x - I_y)^2}{4I_\Sigma} \quad (2.16)$$

It is easy to show that the output current is given by:

$$I_{out} = \frac{I_x I_y}{I_\Sigma} \quad (2.17)$$

It is clear that, all the above circuits didn't consider the cancellation of the error due to carrier mobility reduction which degrades the accuracy of these circuits.

2.4 Research Goals

The main objective of this work is to investigate the feasibility of finding solutions for reducing/cancelling errors due to carrier mobility reduction in short-channel MOSFETs operating in strong inversion. Using this proposed technique, some analog computational circuits such as square-rooting, a squaring and multiplying will be redesigned and simulated.

CHAPTER 3

DESIGN AND SIMULATION OF CURRENT-MODE CMOS

ANALOG COMPUTATIONAL CIRCUITS

3.1 Introduction

As stated before, second order effect in short-channel MOSFET will degrade the accuracy of the design. In this work, CMOS conventional current-mode that consisted of square-rooting circuit, squaring circuit and multiplying circuit using MTL principle in strong inversion are redesigned to minimize the errors generated by carrier mobility reduction. The proposed circuits that would be adopted must have a good linearity, small silicon area, low power supply, low power consumption and wide bandwidth.

3.2 Current-mode Square-rooting Circuit

In this section, the proposed current-mode square-rooting circuit will be discussed. However, simulation results and mismatch analysis will be carried out. Summary of performance comparison will be given as well.

3.2.1 Proposed Current-mode Square-rooting Circuit

The proposed current-mode square-rooting circuit using short-channel MOSFETs with compensation for error resulting from carrier mobility reduction is realized. The

conventional current-mode square-rooting circuit which is given in Figure (2.8) is modified as shown in Figure (3.1).




Figure 3.1 Proposed current-mode CMOS square-rooting circuit

With the reference to the Figure (3.1), the input current can be applied via M6 as I_y or via M8 as I_x . If the input current is negative, use I_y as the input and I_x as a bias current and vice versa.

Writing MTL around transistors M1-M4 to get:

$$V_{SG1} + V_{SG2} = V_{SG3} + V_{SG4} \quad (3.1)$$

If the carrier mobility reduction is taken into consideration, the MOS drain current is given by:

$$I_D = \frac{\beta}{2} \frac{(V_{GS} - V_{TH})^2}{1 + \theta(V_{GS} - V_{TH})} \quad (3.2)$$

Where, θ is a fitting parameter and β is the transconductance of the MOSFET.

With reference to equation (1.10), it is easy to show that:

$$V_{GS} \approx \frac{I_D \theta}{\beta} + \sqrt{\frac{2I_D}{\beta}} + V_{TH} \quad (3.3)$$

Combining equations (3.1) and (3.3) to get:

$$\frac{I_{D1}\theta_1}{\beta_1} + \sqrt{\frac{2I_{D1}}{\beta_1}} + \frac{I_{D2}\theta_2}{\beta_2} + \sqrt{\frac{2I_{D2}}{\beta_2}} = \frac{I_{D3}\theta_3}{\beta_3} + \sqrt{\frac{2I_{D3}}{\beta_3}} + \frac{I_{D4}\theta_4}{\beta_4} + \sqrt{\frac{2I_{D4}}{\beta_4}} \quad (3.4)$$

where, I_{Di} is the drain current for transistor M_i . Assuming that $\beta_1 = \beta_2 = \beta$, $\beta_3 = \beta_4 = 2\beta$, and $\theta_1 = \theta_2 = \theta_3 = \theta_4 = \theta$. With the reference to Figure (3.1), $I_{D1} = I_x$ and $I_{D2} = I_y$, then equation (3.4)

can be rewritten as:

$$\frac{I_x \theta}{\beta} + \sqrt{\frac{2I_x}{\beta}} + \frac{I_y \theta}{\beta} + \sqrt{\frac{2I_y}{\beta}} = \frac{I_{D3} \theta}{2\beta} + \sqrt{\frac{I_{D3}}{\beta}} + \frac{I_{D4} \theta}{2\beta} + \sqrt{\frac{I_{D4}}{\beta}} \quad (3.5)$$

Since the drain current of transistors M3 and M4 are the same, equation (3.5) can be written as:

$$\frac{\theta}{\beta} (I_x + I_y) + \frac{1}{\sqrt{\beta}} (\sqrt{2I_x} + \sqrt{2I_y}) = \frac{\theta}{\beta} I_{D3} + \frac{2}{\sqrt{\beta}} \sqrt{I_{D3}} \quad (3.6)$$

If we force the following condition:

$$\frac{\theta}{\beta} (I_x + I_y) = \frac{\theta}{\beta} I_{D3}, \text{ then;}$$

$$I_{D3} = I_x + I_y \quad (3.7)$$

Combining equations (3.6) and (3.7) to get:

$$\frac{1}{\sqrt{\beta}} (\sqrt{2I_x} + \sqrt{2I_y}) = \frac{2}{\sqrt{\beta}} \sqrt{I_{D3}} \quad (3.8)$$

Squaring both side of equation (3.8) to get:

$$2(I_x + I_y) + 4\sqrt{I_x I_y} = 4I_{D3} \quad (3.9)$$

Equation (3.9) can be rewritten as:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} \quad (3.10)$$

The second term to the right of equation (3.10) is subtracted using M13 and M14 as shown in Figure (3.1), then the output current is given by:

$$I_{out} = \sqrt{I_x \times I_y} \quad (3.11)$$

If the current I_y is kept fixed, equation (3.11) can be rewritten as:

$$I_{out} = K\sqrt{I_x} \quad (3.12)$$

Where $K = \sqrt{I_y}$

It is clear that equation (3.12) implements square-rooting circuit that is free of errors due to carrier mobility reduction.

However, the proposed circuit shown in Figure (3.1) uses basic MOS current mirrors. In such mirrors, it is easy to examine the effect of the carrier mobility reduction. For example, transistors M8 and M9 form a current mirror. The drain current of transistors M8 and M9 can be written as:

$$I_{D8} = \frac{k'_n}{2} \frac{W}{L} \frac{(V_{GS8} - V_{TH})^2}{1 + \theta_8 (V_{GS8} - V_{TH})} \quad (3.13)$$

$$I_{D9} = \frac{k'_n}{2} \frac{W}{L} \frac{(V_{GS9} - V_{TH})^2}{1 + \theta_9 (V_{GS9} - V_{TH})} \quad (3.14)$$

But $V_{GS8}=V_{GS9}$, and assuming $\theta_8= \theta_9$, the ratio of the drain currents of M8 and M9 is given by:

$$\frac{I_{D9}}{I_{D8}} = \frac{\left(\frac{k'_n}{2} \frac{W}{L} \frac{(V_{GS9} - V_{TH})^2}{1 + \theta(V_{GS9} - V_{TH})} \right)}{\left(\frac{k'_n}{2} \frac{W}{L} \frac{(V_{GS8} - V_{TH})^2}{1 + \theta(V_{GS8} - V_{TH})} \right)} = 1 \quad (3.15)$$

Equation (3.15) can be rewritten as:

$$I_{D9} = I_{D8} \quad (3.16)$$

This means there is no carrier mobility reduction error coming from current mirrors.

3.2.2 Simulation Results

The proposed square-rooting circuit was simulated using Tanner T-Spice in 0.18 μm CMOS technology. The circuit is operating from 2V power supply. The aspect ratios of all transistors used for simulation are listed in table (3.1). The bias current I_y is 3 μA and the input current I_x is swept from 0 to 80 μA . The output current was measured by forcing it through a load resistor $R_L=10k\Omega$.

Table 3.1 Transistors aspect ratio used in square-rooting circuit

| W/L (μm) | | W/L (μm) | | W/L (μm) | | W/L (μm) | |
|--------------------------|----------|--------------------------|----------|--------------------------|----------|--------------------------|----------|
| M1 | 2.5/0.35 | M6 | 5.0/0.35 | M11 | 5.0/0.35 | M16 | 1.0/0.35 |
| M2 | 2.5/0.35 | M7 | 5.0/0.35 | M12 | 5.0/0.35 | M17 | 1.0/0.35 |
| M3 | 5.0/0.35 | M8 | 5.0/0.35 | M13 | 2.5/0.35 | M18 | 1.0/0.35 |
| M4 | 5.0/0.35 | M9 | 5.0/0.35 | M14 | 2.5/0.35 | M19 | 1.0/0.35 |
| M5 | 5.0/0.35 | M10 | 5.0/0.35 | M15 | 5.0/0.35 | | |

The DC transfer characteristic of the square-rooting circuit is shown in Figure (3.2). The figure shows the results for calculated and simulated result for both the conventional and the proposed design. It is clear from the figure that the simulated result for the proposed design is in a good agreement with calculated result. Plot of the error between calculated and simulated results is shown in Figure (3.3). It is clear that, the maximum relative error is 0.8%. The simulated maximum power consumption for the proposed circuit is $22.5\mu W$.




Figure 3.2 Simulated and calculated results for the square-rooting circuit




Figure 3.3 Simulation result for error of DC analysis

Figure (3.4) shows the output current of the proposed circuit when the input current is triangular with $80\mu A$ peak and 1 kHz frequency. It is clear that simulated and calculated results are in a good agreement as well.




Figure 3.4 Simulation for transient analysis of the square-rooting circuit (a) Input signal (b) Output signal

However the circuit was simulated for temperature variation. The temperature was swept from -25°C to 75°C in steps of 50°C and the current was compared. The simulation result shown in Figure (3.5) appears that the output currents at I_x equal to $80\mu A$ was $15.2\mu A$, $15.4\mu A$ and $15.8\mu A$ for temperatures equal to -25°C , 25°C and 75°C respectively while the calculated value is $\sqrt{(3 \times 10^{-6} \times 80 \times 10^{-6})} = 15.49\mu A$. The maximum deviation from the calculated value is $0.31\mu A$ (2%) which happened at 75 . In other words, the max deviation

is $0.004 \mu\text{A}$ per 1°C . This means that the proposed circuit is a little sensitive to temperature variation.




Figure 3.5 Simulation result for temperature variation of the square-rooting circuit

The proposed square-rooting circuit was simulated for the frequency response. An AC input signal is applied to I_x with $3\mu\text{A}$ and the frequency is swept from 10Hz to 10GHz. Simulation result shown in Figure (3.6) indicates the -3dB frequency is 216MHz .




Figure 3.6 Frequency response of the proposed square-rooting circuit

3.2.3 Mismatch Analysis

The proposed square-rooting circuit was analyzed based on the assumption that the mobility parameter, transconductance parameter, threshold voltage and the channel length of transistors are matched. In this section, the influence of mismatch of these parameters in the MTL of the proposed circuit will be analyzed. Also, mismatch of threshold voltage and channel length of transistors in current mirrors of the proposed circuit will be discussed.

3.2.3.1 Mobility Parameter Mismatch

If it is assumed that the mobility parameters of transistors M1-M4 of the proposed square-rooting circuit are not perfectly matched such that:

$$\theta_1 = \theta_2 = \theta + \Delta\theta \quad (3.17)$$

$$\theta_3 = \theta_4 = \theta - \Delta\theta \quad (3.18)$$

where θ is the mobility parameter of transistors M1-M4 and $\Delta\theta$ is the mismatch term, then assuming perfect match on all other parameters, equation (3.6) can be rewritten as:

$$\frac{(\theta + \Delta\theta)}{\beta}(I_x + I_y) + \frac{1}{\sqrt{\beta}}(\sqrt{2I_x} + \sqrt{2I_y}) = \frac{(\theta - \Delta\theta)}{\beta}I_{D3} + \frac{2}{\sqrt{\beta}}\sqrt{I_{D3}} \quad (3.19)$$

Following the same analysis as before, it is easy to show that:

$$\frac{2\Delta\theta}{\sqrt{\beta}}(I_x + I_y) + (\sqrt{2I_x} + \sqrt{2I_y}) = 2\sqrt{I_{D3}} \quad (3.20)$$

If both sides are squared and the higher order terms are ignored, the drain current of M3 is given by:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \frac{\Delta\theta}{\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.21)$$

The second term to the right of equation (3.21) is subtracted using transistors M13 and M14 and the output current is given by:

$$I'_{out} = \sqrt{I_x I_y} + \frac{\Delta\theta}{\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.22)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{\Delta\theta}{\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \right| \quad (3.23)$$

To evaluate the error due to mobility parameter mismatch using equation (3.23), consider the worst case where $I_x=80\mu A$, $I_y=3\mu A$, $\beta=86\mu A/V^2$, $\theta=0.25V^{-1}$ and $(\Delta\theta=1\% \text{ of } \theta)=0.0025V^{-1}$, then the maximum error is $0.337\mu A$ which increase the error to 2.2%. This deviation confirms that the proposed circuit has acceptable range with the carrier mobility parameter mismatch.

3.2.3.2 Transconductance Parameter Mismatch

The same analysis can be performed on the transconductance parameter, $\beta_1 = \beta_2 = \beta - \Delta\beta$ and $\beta_3 = \beta_4 = \beta + \Delta\beta$, where β is the transconductance parameter value of transistors M1-M4 and $\Delta\beta$ is the mismatch term, then assuming perfect matching on all other parameters, the equation (3.6) can be rewritten as:

$$\frac{\theta}{(\beta - \Delta\beta)}(I_x + I_y) + \frac{1}{\sqrt{(\beta - \Delta\beta)}}(\sqrt{2I_x} + \sqrt{2I_y}) = \frac{\theta}{(\beta + \Delta\beta)}I_{D3} + \frac{2}{\sqrt{(\beta + \Delta\beta)}}\sqrt{I_{D3}} \quad (3.24)$$

Following the same analysis as before, it is easy to show that:

$$\left\{ \begin{aligned} & \frac{\theta}{\beta} \left(\frac{1}{1 - \frac{\Delta\beta}{\beta}} \right) (I_x + I_y) - \frac{\theta}{\beta} \left(\frac{1}{1 + \frac{\Delta\beta}{\beta}} \right) (I_x + I_y) \\ & + \frac{1}{\sqrt{\beta}} \left(\sqrt{\frac{1}{1 - \frac{\Delta\beta}{\beta}}} \right) (\sqrt{2I_x} + \sqrt{2I_y}) \end{aligned} \right\} = \frac{2}{\sqrt{\beta}} \left(\sqrt{\frac{1}{1 + \frac{\Delta\beta}{\beta}}} \right) \sqrt{I_{D3}} \quad (3.25)$$

It is well known that $\left(\frac{1}{1+x} \approx 1-x \right)$ if $(x \ll 1)$. Using this approximation in equation

(3.25) to get:

$$\left\{ \begin{aligned} & \frac{\theta}{\beta} \left(1 + \frac{\Delta\beta}{\beta} \right) (I_x + I_y) - \frac{\theta}{\beta} \left(1 - \frac{\Delta\beta}{\beta} \right) (I_x + I_y) + \\ & \frac{1}{\sqrt{\beta}} \left(\sqrt{\left(1 + \frac{\Delta\beta}{\beta} \right)} \right) (\sqrt{2I_x} + \sqrt{2I_y}) \end{aligned} \right\} = \frac{2}{\sqrt{\beta}} \left(\sqrt{\left(1 - \frac{\Delta\beta}{\beta} \right)} \right) \sqrt{I_{D3}} \quad (3.26)$$

But $\left(\frac{\Delta\beta}{\beta} \ll 1 \right)$, then equation (3.26) can be rewritten as:

$$\frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} (I_x + I_y) + (\sqrt{2I_x} + \sqrt{2I_y}) = 2\sqrt{I_{D3}} \quad (3.27)$$

If both sides are squared and the higher order terms are ignored, the drain current of M3 is given by:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \frac{\Delta\beta\theta}{\beta\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.28)$$

The second term to the right of equation (3.28) is subtracted using transistors M13 and M14 and the output current is given by:

$$I'_{out} = \sqrt{I_x I_y} + \frac{\Delta\beta\theta}{\beta\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.29)$$

which results in an absolute error given by:

$$I_{error} = \left| \frac{\Delta\beta\theta}{\beta\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \right| \quad (3.30)$$

The current error quantity in equation (2.30) can be calculated such as: $I_x=80\mu A$, $I_y=3\mu A$, $\theta=0.25V^{-1}$, $\beta=86\mu A/V^2$ and $(\Delta\beta=1\% \text{ of } \beta) = 0.86\mu A/V^2$, then the maximum error is $0.337\mu A$ which corresponds to a relative error of 2.2%. This error appears that the proposed circuit has acceptable range with the transconductance parameter mismatch.

3.2.3.3 Threshold Voltage Mismatch

As mentioned before, the threshold voltage (V_{TH}) depends on the source-bulk potential (V_{SB}) as expressed in equation (1.3). With reference to the proposed square-rooting circuit shown in Figure (3.1), we can see that the bulk of all transistors except M2 and M4 are connected to the source, hence the source-bulk voltage (V_{SB}) will be zero. Thus, these transistors will have zero-bias threshold voltage and $V_{TH}=V_{TH0}$. However in n-well technology, to avoid the body effect of PMOS transistors M2 and M4, the cascaded MOS transistor are placed in a separate wells to make $V_{SB}=0$ and hence $V_{TH}=V_{TH0}$.

If it is assumed that the threshold mismatch is distributed across both transistors M1 and M4 such that:

$$V_{TH1} = V_{TH} + \Delta V_{TH} \quad (3.31)$$

$$V_{TH4} = V_{TH} - \Delta V_{TH} \quad (3.32)$$

where V_{TH} is the threshold value of M1 and M4 and ΔV_{TH} is the mismatch term, then the gate-source voltage of these transistors can be expressed as:

$$V_{GS1} \approx \frac{I_{D1}\theta_1}{\beta_1} + \sqrt{\frac{2I_{D1}}{\beta_1}} + (V_{TH} + \Delta V_{TH}) \quad (3.33)$$

$$V_{GS4} \approx \frac{I_{D4}\theta_4}{\beta_4} + \sqrt{\frac{2I_{D4}}{\beta_4}} + (V_{TH} - \Delta V_{TH}) \quad (3.34)$$

Combining equations (3.1), (3.33) and (3.34) yield:

$$\Delta V_{TH} + \frac{I_{D1}\theta_1}{\beta_1} + \sqrt{\frac{2I_{D1}}{\beta_1}} + \frac{I_{D2}\theta_2}{\beta_2} + \sqrt{\frac{2I_{D2}}{\beta_2}} = \frac{I_{D3}\theta_3}{\beta_3} + \sqrt{\frac{2I_{D3}}{\beta_3}} + \frac{I_{D4}\theta_4}{\beta_4} + \sqrt{\frac{2I_{D4}}{\beta_4}} - \Delta V_{TH} \quad (3.35)$$

Following the same analysis as before, it is easy to show that:

$$\Delta V_{TH} + \sqrt{\frac{2I_x}{\beta}} + \sqrt{\frac{2I_y}{\beta}} = 2\sqrt{\frac{I_{D3}}{\beta}} - \Delta V_{TH} \quad (3.36)$$

If both sides are squared and the higher order terms are ignored, the drain current of M3 is given by:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \Delta V_{TH} \sqrt{2\beta I_x} + \Delta V_{TH} \sqrt{2\beta I_y} \quad (3.37)$$

The second term to the right of equation (3.37) is subtracted and the output current is given by:

$$I'_{out} = \sqrt{I_x I_y} + \Delta V_{TH} \sqrt{2\beta I_x} + \Delta V_{TH} \sqrt{2\beta I_y} \quad (3.38)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = |\Delta V_{TH} \sqrt{2\beta} (\sqrt{I_x} + \sqrt{I_y})| \quad (3.39)$$

To calculate the error due to threshold voltage mismatch using equation (3.23), consider the worst case where $I_x=80\mu A$, $I_y=3\mu A$, $\beta=86\mu A/V^2$, $L=0.35\mu m$ and

$$\Delta V_{TH} = \frac{0.1 \times t_{ox}}{\sqrt{W \times L}} = \frac{0.1 \times 4.1 \times 10^{-9}}{\sqrt{5 \times 10^{-6} \times 0.35 \times 10^{-6}}} = 0.309 mV, \text{ then the maximum error is } 43.3 nA$$

which corresponds to a relative error of 0.3%.

Again, with reference to Figure (3.1), the drain currents of M10 and M11 are forced to be equal to the drain current of M3 and hence the effect of carrier mobility reduction in MTL loop can be canceled. So, study of threshold mismatch in transistors M10 and M11 is critical in determining the accuracy of the proposed circuit. Considering this mismatch, the gate-source voltage of transistors M10 and M11 is given by:

$$V_{GS10} = \sqrt{\frac{2I_{D10}}{\beta}} + V_{TH} + \Delta V_{TH} \quad (3.40)$$

$$V_{GS11} = \sqrt{\frac{2I_{D11}}{\beta}} + V_{TH} + \Delta V_{TH} \quad (3.41)$$

For M8, the gate-source voltage can be written as:

$$V_{GS8} = \sqrt{\frac{2I_x}{\beta}} + V_{TH} \quad (3.42)$$

With reference to Figure (3.1), noting $V_{GS8} = V_{GS10}$, then:

$$\sqrt{\frac{2I_x}{\beta}} + V_{TH} = \sqrt{\frac{2I_{D10}}{\beta}} + V_{TH} + \Delta V_{TH} \quad (3.43)$$

Equation (3.43) can be rewritten as:

$$\sqrt{\frac{2I_{D10}}{\beta}} = \sqrt{\frac{2I_x}{\beta}} - \Delta V_{TH} \quad (3.44)$$

Squaring both sides and ignoring term of ΔV_{TH} containing higher orders, the drain current of M10 is given by:

$$I_{D10} = I_x - \Delta V_{TH} \sqrt{2\beta \times I_x} \quad (3.45)$$

Also for M12, the gate-source voltage can be written as:

$$V_{GS12} = \sqrt{\frac{2I_y}{\beta}} + V_{TH} \quad (3.46)$$

Noting $V_{GS11} = V_{GS12}$, then I_{D11} becomes:

$$I_{D11} = I_y - \Delta V_{TH} \sqrt{2\beta \times I_y} \quad (3.47)$$

Again, with reference to Figure (3.1), the drain current of M3 is given by:

$$I_{D3} = I_{D10} + I_{D11} \quad (3.48)$$

Substituting equations (3.45) and (3.47) into equation (3.48) to get:

$$I_{D3} = I_x + I_y - \Delta V_{TH} \sqrt{\beta} (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.49)$$

Combining equations (3.6) and (3.49) to get:

$$\sqrt{2I_x} + \sqrt{2I_y} + \theta \Delta V_{TH} (\sqrt{2I_x} + \sqrt{2I_y}) = 2\sqrt{I_{D3}} \quad (3.50)$$

Squaring both sides of equation (3.50) and ignoring higher order terms, the drain current of M3 is given by:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \theta \Delta V_{TH} (I_x + I_y) + 2\theta \Delta V_{TH} \sqrt{I_x I_y} \quad (3.51)$$

The second term to the right of equation (3.51) is subtracted and the output current is given by:

$$I'_{out} = \sqrt{I_x I_y} + \theta \Delta V_{TH} (I_x + I_y) + 2\theta \Delta V_{TH} \sqrt{I_x I_y} \quad (3.52)$$

which results in an absolute error as:

$$I_{error} = |I_{out} - I'_{out}| = |\theta \Delta V_{TH} (I_x + I_y) + 2\theta \Delta V_{TH} \sqrt{I_x I_y}| \quad (3.53)$$

As an example, if $I_x = 80\mu A$, $I_y = 3\mu A$, $\theta = 0.25 V^{-1}$ and $\Delta V_{TH} = 0.309 mV$, the maximum error is $8.8 nA$ which corresponds to a relative error of 0.06% .

From above analysis, we can say that the output current of the proposed circuit has very good performance with the threshold voltage mismatch.

Simulation Result of the Threshold Voltage Mismatch

In short-channel MOSFET models, the effect of V_{TH} variation cannot be modeled easily in T-Spice. The definition of a Gaussian distribution for V_{TH0} depends on the exact dimensions of each MOS transistor as stated in table (3.2). Hence, for modeling the impact of V_{TH} variation in MOSFET, a DC voltage source device is added in series with the gate terminal of the device which has a Gaussian distribution with zero mean value as shown in Figure (3.7).

Table 3.2 Transistor Standard deviation of MOS parameters

| | NMOS | PMOS |
|----------------------|---|---|
| $\Delta V_{TH} (mV)$ | $\frac{0.1 \times t_{ox(NMOS)}}{\sqrt{W \times L}}$ | $\frac{0.1 \times t_{ox(PMOS)}}{\sqrt{W \times L}}$ |

where ΔV_{TH} is the threshold variation, t_{ox} is the gate oxide thickness, W and L are the dimension of the transistor.




Figure 3.7 Modeling V_{TH} variations using a DC voltage source with Gaussian distribution




Figure 3.8 Monte Carlo analysis with Gaussian distribution for threshold variation

Simulating threshold mismatch for the proposed square-rooting circuit using the above method was carried out using Monte Carlo analysis. After 100 times iterations (Monte=100), the simulation result of threshold mismatch for the transistors M1 and M4 shown in Figure (3.8) indicates that the corresponding maximum deviation of the output current is about 1.2%. This means the proposed circuit is almost insensitive to threshold voltage mismatch.

3.2.3.4 Channel Length Mismatch

The same analysis can be performed on mismatch in channel length parameter L . If it is assumed that transistors M1 and M4 have channel length mismatch such that:

$$L_1 = L + \Delta L \quad (3.54)$$

$$L_4 = L - \Delta L \quad (3.55)$$

where L is the channel length value of M1 and M4 and ΔL is the mismatch term, then the gate-source potential of these transistors can be expressed as:

$$V_{GS1} \approx \frac{I_{D1} \theta_1 \left(\frac{L + \Delta L}{L} \right)}{\beta_1} + \sqrt{\frac{2I_{D1} \left(\frac{L + \Delta L}{L} \right)}{\beta_1}} + V_{TH} \quad (3.56)$$

$$V_{GS4} \approx \frac{I_{D4} \theta_4 \left(\frac{L - \Delta L}{L} \right)}{\beta_4} + \sqrt{\frac{2I_{D4} \left(\frac{L - \Delta L}{L} \right)}{\beta_4}} + V_{TH} \quad (3.57)$$

where $\beta_i = k'_{pi} \frac{W}{L}$ is transconductance parameter for the transistor M_i ;

Combining equations (3.1), (3.56) and (3.57) yield:

$$\frac{I_{D1}\theta_1\left(\frac{L+\Delta L}{L}\right)}{\beta_1} + \sqrt{\frac{2I_{D1}\left(\frac{L+\Delta L}{L}\right)}{\beta_1}} + \frac{I_{D2}\theta_2}{\beta_2} + \sqrt{\frac{2I_{D2}}{\beta_2}} = \frac{I_{D3}\theta_3}{\beta_3} + \sqrt{\frac{2I_{D3}}{\beta_3}} + \frac{I_{D4}\theta_4\left(\frac{L-\Delta L}{L}\right)}{\beta_4} + \sqrt{\frac{2I_{D4}\left(\frac{L-\Delta L}{L}\right)}{\beta_4}} \quad (3.58)$$

Following the same analysis as before, it is easy to show that:

$$\left(\frac{3\theta\Delta L}{2L\sqrt{\beta}} I_x + \frac{\theta\Delta L}{2L\sqrt{\beta}} I_y \right) + \left(\sqrt{2I_x\left(\frac{L+\Delta L}{L}\right)} + \sqrt{2I_y} \right) = \left(\sqrt{2I_{D3}} + \sqrt{2I_{D3}\left(\frac{L-\Delta L}{L}\right)} \right) \quad (3.59)$$

If both sides are squared and the higher order terms are ignored, the drain current of M3 is given by:

$$2I_{D3}\left(\left(1 + \frac{\Delta L}{L}\right) + \sqrt{\left(1 + \frac{\Delta L}{L}\right)} \right) = 2I_x\left(1 + \frac{\Delta L}{L}\right) + 2I_y + 4\sqrt{2I_x I_y\left(1 + \frac{\Delta L}{L}\right)} + \left\{ \frac{3\theta\Delta L}{L\sqrt{\beta}} I_x \left(\sqrt{2I_x\left(1 + \frac{\Delta L}{L}\right)} + \sqrt{2I_y} \right) + \frac{\theta\Delta L}{L\sqrt{\beta}} I_y \left(\sqrt{2I_x\left(1 + \frac{\Delta L}{L}\right)} + \sqrt{2I_y} \right) \right\} \quad (3.60)$$

But $\left(\frac{\Delta L}{L} \ll 1\right)$, then:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \frac{3\theta\Delta L}{4L\sqrt{\beta}} I_x (\sqrt{2I_x} + \sqrt{2I_y}) + \frac{\theta\Delta L}{4L\sqrt{\beta}} I_y (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.61)$$

The second term to the right of equation (3.61) is subtracted and the output current can be written as:

$$I'_{out} = \sqrt{2I_x I_y} + \frac{3\theta\Delta L}{4L\sqrt{\beta}} I_x (\sqrt{2I_x} + \sqrt{2I_y}) + \frac{\theta\Delta L}{4L\sqrt{\beta}} I_y (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.62)$$

which results in an absolute error given by:

$$I_{error} = \left| \frac{3\theta\Delta L}{4L\sqrt{\beta}} I_x (\sqrt{2I_x} + \sqrt{2I_y}) + \frac{\theta\Delta L}{4L\sqrt{\beta}} I_y (\sqrt{2I_x} + \sqrt{2I_y}) \right| \quad (3.63)$$

To calculate the error in equation (3.63), we consider $I_x=80\mu A$, $I_y=3\mu A$, $\theta=0.25V^{-1}$, $\beta=86\mu A/V^2$, $L=0.35\mu m$ and $\Delta L=0.007\mu m$, then the maximum error is $0.488\mu A$ which is equivalent to 3%.

Study of channel length mismatch in transistors M10 and M11 is also critical in determining the accuracy of the proposed circuit. Considering this mismatch, the gate-source voltage of transistors M10 and M11 is given by:

$$V_{GS10} = \sqrt{\frac{2I_{D10}\left(\frac{L+\Delta L}{L}\right)}{\beta}} + V_{TH} \quad (3.64)$$

$$V_{GS11} = \sqrt{\frac{2I_{D11}\left(\frac{L+\Delta L}{L}\right)}{\beta}} + V_{TH} \quad (3.65)$$

Where, β is defined before.

With reference to Figure (3.1), noting $V_{GS8} = V_{GS10}$, then substituting equations (3.42) and (3.64) to get:

$$\sqrt{\frac{2I_x}{\beta}} + V_{TH} = \sqrt{\frac{2I_{D10}\left(\frac{L+\Delta L}{L}\right)}{\beta}} + V_{TH} \quad (3.66)$$

Since the drain current is in μA , then the drain current of M10 is given by:

$$I_{D10} = \frac{I_x}{\left(\frac{L+\Delta L}{L}\right)} = I_x \left(\frac{1}{1 + \frac{\Delta L}{L}} \right) \quad (3.67)$$

But $\left(\frac{\Delta L}{L} \ll 1\right)$, then:

$$I_{D10} = I_x \left(\frac{1}{1 + \frac{\Delta L}{L}} \right) \approx I_x \left(1 - \frac{\Delta L}{L} \right) \approx I_x - \frac{\Delta L}{L} I_x \quad (3.68)$$

With reference to Figure (3.1), noting $V_{GS11} = V_{GS12}$, and substituting equations (3.46) and (3.65), the drain current of M11 is given as:

$$I_{D11} = I_y - \frac{\Delta L}{L} I_y \quad (3.69)$$

Combining equations (3.48), (3.68) and (3.69) to get:

$$I_{D3} = I_x + I_y - \frac{\Delta L}{L} (I_x + I_y) \quad (3.70)$$

Combining equations (3.6) and (3.70) to get:

$$(\sqrt{2I_x} + \sqrt{2I_y}) + \frac{\theta \Delta L}{L \sqrt{\beta}} (I_x + I_y) = 2\sqrt{I_{D3}} \quad (3.71)$$

Squaring both sides and ignoring higher order terms, the drain current of M3 can be expressed as:

$$I_{D3} = \sqrt{I_x I_y} + \frac{I_x + I_y}{2} + \frac{\theta \Delta L}{2L \sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.72)$$

The second term to the right of equation (3.58) is subtracted and the output current is given by:

$$I'_{out} = \sqrt{I_x I_y} + \frac{\theta \Delta L}{2L \sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \quad (3.73)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{\theta \Delta L}{2L\sqrt{\beta}} (I_x + I_y) (\sqrt{2I_x} + \sqrt{2I_y}) \right| \quad (3.74)$$

As an example, if $I_x=80\mu A$, $I_y=3\mu A$, $\theta=0.25V^{-1}$, $\beta=86\mu A/V^2$, $L=0.35\mu m$ and $\Delta L=0.007\mu m$, the maximum error is $0.337\mu A$ which is equivalent to 2.2%. This means the proposed design has acceptable range with channel length mismatch.

In general, circuits designed using short channel MOSFETs are sensitive to produce variation especially, channel length variation. Some layout techniques are usually used to minimize this effect.

Simulation Result of the Channel Length Mismatch




Figure 3.9 Monte Carlo analysis with Gaussian distribution for 2% channel length variation

Simulation for channel length mismatch was carried out for transistors M1 and M4 in MTL as it is the most important block. Monte Carlo analysis was carried out for 100 times (Monte=100) with mean value of $0.35\mu m$ and three sigma variation of $(3*0.02*0.35\mu m) = 0.021\mu m$. The simulation result for 2% channel length mismatch of the transistors M1

and M4 shown in Figure (3.9) indicates that the corresponding maximum deviation of the output current is about 3%. This means the proposed circuit is a little sensitive to channel length mismatch.

3.2.3.5 Matching Currents in the Mirror

With reference to the proposed square-rooting circuit shown in Figure (3.1), we can see that the circuit depends on basic current mirrors; therefor the accuracy of the proposed circuit is directly related to the accuracy of current mirrors. It is well known that, the threshold voltage and channel length are critical in determining the overall accuracy of the current mirror. In this section, the mismatch of threshold voltage and channel length of transistors in current mirror will be analyzed.

➤ Threshold Voltage Mismatch

To examine the effect of threshold mismatch in the current mirror, let's assume that the threshold mismatch is distributed across transistors M8 and M9 such that:

$$V_{TH8} = V_{TH} - \Delta V_{TH} \quad (3.75)$$

$$V_{TH9} = V_{TH} + \Delta V_{TH} \quad (3.76)$$

Where V_{TH} is the threshold value of M8 and M9 and ΔV_{TH} is the mismatch term, then the gate-source voltage of these transistors can be written as:

$$V_{GS8} = \sqrt{\frac{2I_x}{\beta}} + (V_{TH} - \Delta V_{TH}) \quad (3.77)$$

$$V_{GS9} = \sqrt{\frac{2I_{D9}}{\beta}} + (V_{TH} + \Delta V_{TH}) \quad (3.78)$$

Since M8 and M9 have the same value for V_{GS} , then:

$$\sqrt{\frac{2I_x}{\beta}} + (V_{TH} - \Delta V_{TH}) = \sqrt{\frac{2I_{D9}}{\beta}} + (V_{TH} + \Delta V_{TH}) \quad (3.79)$$

Equation (3.79) can be rewritten as:

$$\sqrt{\frac{2I_{D9}}{\beta}} = \left(\sqrt{\frac{2I_x}{\beta}} - 2\Delta V_{TH} \right) \quad (3.80)$$

If both sides of the equation (3.80) are squared and the higher order terms are ignored, the relation between I_{D9} and I_x is given by:

$$\frac{I_{D9}}{I_x} = 1 - \frac{4\Delta V_{TH}}{[V_{GS} - V_{TH} + \Delta V_{TH}]} \approx 1 - \frac{4\Delta V_{TH}}{[V_{GS} - V_{TH}]} \approx 1 - \frac{4\Delta V_{TH}}{V_{ov}} \quad (3.81)$$

where V_{ov} is the overdrive voltage:

Equation (3.81) shows that as V_{GS} decreases, the error in the mirrored currents increases due to threshold voltage mismatch. However, to reduce the effects of threshold voltage mismatch, a large overdrive voltage should be used.

➤ Channel Length Mismatch

The same analysis can be performed on the channel length parameter L , if $L_8 = L - \Delta L$ and $L_9 = L + \Delta L$, where L is the channel length value of M8 and M9 and ΔL is the mismatch term, then:

$$V_{GS8} = \sqrt{\frac{2I_x}{k'_p \frac{W}{L - \Delta L}}} + V_{TH} \quad (3.82)$$

$$V_{GS9} = \sqrt{\frac{2I_{D9}}{k'_p \frac{W}{L + \Delta L}}} + V_{TH} \quad (3.83)$$

Since M8 and M9 have the same value for V_{GS} , then:

$$\sqrt{\frac{2I_x}{k'_p \frac{W}{L - \Delta L}}} + V_{TH} = \sqrt{\frac{2I_{D9}}{k'_p \frac{W}{L + \Delta L}}} + V_{TH} \quad (3.84)$$

Since $\left(\frac{\Delta L}{L} \ll 1\right)$, the difference in the currents becomes:

$$\frac{I_{D9}}{I_x} = \frac{k'_p \frac{W}{L + \Delta L}}{k'_p \frac{W}{L - \Delta L}} = \frac{L - \Delta L}{L + \Delta L} \approx 1 - \frac{2\Delta L}{L} \quad (3.85)$$

Equation (3.85) confirms that as L decreases, the error in the mirrored currents increases due to channel length mismatch. However, to reduce this mismatch, a long-channel should be used.

Table (3.3) summarizes the comparison of the performance between the proposed square-rooting circuit and recently published works. It is clear from the table; the proposed circuit has a better performance than prior art in terms of input range, bandwidth and silicon area. However, the proposed circuit is simulated using 0.18 μm CMOS technology and it is used transistors with short channel-length ($L=0.35\mu\text{m}$) in comparison with previously reported square-rooters shown in table (3.3) which used long channel-length transistors to reduce/cancel the error caused by carrier mobility reduction and channel length modulation to improve the accuracy of the designed circuits.

Table 3.3 Comparison table between different square-rooting circuits

| Ref. | Public Year | Type (In/Out) | Tech. (μA) | Minim. L (μm) | Supply Voltage (V) | Input Range (μA) | Power Cons. (μW) | Relative Error (%) | -3 dB Frequency (MHz) | Area (μm ²) |
|------------------|-------------|---------------|-------------|---------------|--------------------|------------------|------------------|--------------------|-----------------------|-------------------------|
| [48] | 2009 | CI/CO | 0.35 | 0.7 | 3.0 | - | - | - | - | - |
| [49] | 2009 | CI/CO | 0.18 | - | 1.5 | 40 | - | - | - | - |
| [50] | 2010 | CI/VO | 0.25 | 1.0 | ±0.7 | 50 | 1.4 | 0.55 | - | - |
| [51] | 2007 | VI/CO | 0.25 | 1.2 | 1.8 | - | 145 | 2.5 | 158 | 410 |
| [52] | 2007 | CI/CO | 0.35 | 0.7 | 3.0 | 10 | - | 1.26 | - | - |
| This Work | 2013 | CI/CO | 0.18 | 0.35 | 2V | 80 | 22.5 | 0.8 | 216 | 141 |

3.3 Current-mode Squaring Circuit

In this section, the proposed current-mode squaring circuit will be introduced. Simulation results and mismatch analysis will be carried out. Finally, summary of performance comparison will be given.

3.3.1 Proposed Current-mode Squaring Circuit

The proposed squaring circuit that is reduced short-channel effect caused by carrier mobility reduction is shown in Figure (3.10). The conventional current-mode squaring circuit which is given in Figure (2.9) is modified as shown in Figure (3.10). The current rectifier circuit is used the cascaded mirror to cancel the channel length modulation effect. The proposed circuit is based on translinear loop formed by transistors (M1-M4). The current I_B is the bias current and I_x is the input current. It will be shown that the

output current is given by: $I_{out} = \frac{I_x^2}{8I_B}$




Figure 3.10 Proposed current-mode squaring circuit

With reference to Figure (3.10), writing MTL around transistors M1- M4 to get:

$$V_{SG1} + V_{SG2} = V_{SG3} + V_{SG4} \quad (3.86)$$

If the carrier mobility reduction is taken into consideration, the MOS drain current is given by:

$$I_D = \frac{\beta}{2} \frac{(V_{GS} - V_{TH})^2}{1 + \theta(V_{GS} - V_{TH})} \quad (3.87)$$

where, θ is a fitting parameter and β is the transconductance parameter. Using equation (3.87), the gate-source voltage can be written as:

$$V_{GS} \approx \frac{I_D \theta}{\beta} + \sqrt{\frac{2I_D}{\beta}} + V_{TH} \quad (3.88)$$

Combining equations (3.86) and (3. 88) to get:

$$\frac{I_{D1}\theta_1}{\beta_1} + \sqrt{\frac{2I_{D1}}{\beta_1}} + \frac{I_{D2}\theta_2}{\beta_2} + \sqrt{\frac{2I_{D2}}{\beta_2}} = \frac{I_{D3}\theta_3}{\beta_3} + \sqrt{\frac{2I_{D3}}{\beta_3}} + \frac{I_{D4}\theta_4}{\beta_4} + \sqrt{\frac{2I_{D4}}{\beta_4}} \quad (3.89)$$

Assuming the aspect ratios of the transistors in MTL satisfy the condition $\beta_1 = \beta_2 = 2\beta$, $\beta_3 = \beta_4 = \beta$ and $\theta_1 = \theta_2 = \theta_3 = \theta_4 = \theta$ where β is the transconductance parameter of the PMOS transistors and θ is a fitting parameter which is equal about $0.25 V^{-1}$ for $0.18\mu\text{m}$ process technology.

Equation (3.89) can be rewritten as:

$$\frac{I_{D1}\theta}{2\beta} + \sqrt{\frac{2I_{D1}}{2\beta}} + \frac{I_{D2}\theta}{2\beta} + \sqrt{\frac{2I_{D2}}{2\beta}} = \frac{I_{D3}\theta}{\beta} + \sqrt{\frac{2I_{D3}}{\beta}} + \frac{I_{D4}\theta}{\beta} + \sqrt{\frac{2I_{D4}}{\beta}} \quad (3.90)$$

With reference to Figure (3.10), the drain current of transistors M1 and M2 are the same, equation (3.90) can be expressed by:

$$\frac{\theta}{\beta} I_B + \frac{2}{\sqrt{\beta}} \sqrt{I_B} = \frac{\theta}{\beta} (I_{D3} + I_{D4}) + \frac{1}{\sqrt{\beta}} (\sqrt{2I_{D3}} + \sqrt{2I_{D4}}) \quad (3.91)$$

If we force the following condition;

$$\frac{\theta}{\beta} I_B = \frac{\theta}{\beta} (I_{D3} + I_{D4}) \text{ Then:}$$

$$I_B = I_{D3} + I_{D4} \quad (3.92)$$

Using equations (3.92), then equations (3.91) can be rewritten as:

$$\frac{2}{\sqrt{\beta}} \sqrt{I_B} = \frac{1}{\sqrt{\beta}} (\sqrt{2I_{D3}} + \sqrt{2I_{D4}}) \quad (3.93)$$

Equation (3.93) can be rewritten as:

$$\sqrt{2I_{D4}} = 2\sqrt{I_B} - \sqrt{2I_{D3}} \quad (3.94)$$

From the circuit schematic shown in Figure (3.10), with current I_x mirrored in transistor M13, the drain current of M3 is given by:

$$I_{D3} = I_x + I_{D4} \quad (3.95)$$

Combining equations (3.94) and (3.95), the drain current for M4 is given by:

$$I_{D4} = \frac{I_B}{2} - \frac{I_x}{2} + \frac{I_x^2}{8I_B} \quad (3.96)$$

Combining equations (3.95) and (3.96) to get:

$$I_{D3} = I_x + \frac{I_B}{2} - \frac{I_x}{2} + \frac{I_x^2}{8I_B} = \frac{I_x}{2} + \frac{I_B}{2} + \frac{I_x^2}{8I_B} \quad (3.97)$$

The first two terms to the right are subtracted using transistors M10 and M11 and the output current is mirrored via M14 and M15 to get:

$$I_{out} = \frac{I_x^2}{8I_B} \quad (3.98)$$

Equation (3.98) can be written as:

$$I_{out} = kI_x^2 \quad (3.99)$$

where, $k = \frac{I_B}{8}$

It is clear that equation (3.99) implements squaring circuit with compensation for error due to carrier mobility reduction.

3.3.2 Simulation Results

The functionality of the proposed design is confirmed using Tanner T-spice in 0.18 μm CMOS process technology. The bias current I_B is 60 μA and the input current I_x is swept from -40 to 40 μA . The circuit is operated from 1.5V DC supply voltage and the device aspect ratios of all transistors are listed in table (3.4). The output current was measured by forcing it through a load resistor $R_L=10k\Omega$.

Table 3.4 Transistor aspect ratios of the squaring circuit

| W/L (μm) | | W/L (μm) | | W/L (μm) | | W/L (μm) | |
|--------------------------|---------|--------------------------|---------|--------------------------|---------|--------------------------|---------|
| M1 | 5.0/0.2 | M6 | 2.5/0.2 | M11 | 2.5/0.2 | M16 | 5.0/0.2 |
| M2 | 5.0/0.2 | M7 | 5.0/0.2 | M12 | 5.0/0.2 | M17 | 5.0/0.2 |
| M3 | 2.5/0.2 | M8 | 5.0/0.2 | M13 | 5.0/0.2 | M18 | 5.0/0.2 |
| M4 | 2.5/0.2 | M9 | 5.0/0.2 | M14 | 0.3/0.5 | M19 | 5.0/0.2 |
| M5 | 2.5/0.2 | M10 | 2.5/0.2 | M15 | 0.3/0.5 | M20 | 5.0/0.2 |

The DC transfer characteristic of the squaring circuit is shown in Figure (3.11). The figure shows the results for calculated and simulated result for both the conventional and the proposed design. It is clear from the figure that the proposed design is in a close agreement with the theory. Also, Plot of the error between calculated and simulated results is shown in Figure (3.12). The maximum relative error is 1.2%. The simulated maximum power consumption for the proposed circuit is 326 μW .




Figure 3.11 The output current of the ideal and the proposed squaring circuit




Figure 3.12 Error between calculated and simulated

Simulation for transient analysis was also carried out. The input signal is triangular with $80\mu A$ peak-to-peak and $1MHz$ frequency. Figure (3.13) shows input current, the output current and the error between calculated and simulated result.




Figure 3.13 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error

Simulation for temperature analysis was carried out. The temperature was swept from -25°C to 75°C in steps of 50°C. The simulation result shown in Figure (3.14) shows that the maximum deviation from the calculated value is 0.68 μA (20.4%) which happened at 75°C. This means that the proposed circuit is sensitive with temperature variation.




Figure 3.14 Simulation result for temperature variation

The circuit was simulated for the frequency response. The input signal I_x is applied and the frequency is swept from 10Hz to 10GHz. Simulation result shown in Figure (3.15) indicates the upper $3dB$ frequency is $340MHz$.




Figure 3.15 Frequency response of the proposed squaring circuit

3.3.3 Mismatch Analysis

The previous analysis was carried out based on the assumption that the mobility parameter, transconductance parameter, threshold voltage and channel length of transistors are matched. In this section, the influence of mismatch of these parameters in the MTL of the proposed circuit will be analyzed.

3.3.3.1 Mobility Parameter Mismatch

If it is assumed that the mobility parameter of transistors M1-M4 of the proposed squaring circuit is not perfectly matched, and assuming all other parameters are matched, then equation (3.91) can be rewritten as:

$$\frac{(\theta + \Delta\theta)}{\beta} I_B + \frac{2}{\sqrt{\beta}} \sqrt{I_B} = \frac{(\theta - \Delta\theta)}{\beta} (I_{D3} + I_{D4}) + \frac{1}{\sqrt{\beta}} (\sqrt{2I_{D3}} + \sqrt{2I_{D4}}) \quad (3.100)$$

Following the same analysis as before, it is easy to show that:

$$\frac{2\Delta\theta}{\sqrt{\beta}} I_B + 2\sqrt{I_B} = \sqrt{2I_{D3}} + \sqrt{2I_{D4}} \quad (3.101)$$

Substituting equation (3.95) into equation (3.101) and squaring both side twice and ignoring higher order terms, the drain current of M3 is given by:

$$I_{D3} = \frac{I_x^2}{8I_B \left(1 + \frac{2\Delta\theta}{\sqrt{\beta}} \sqrt{I_B}\right)} + \frac{I_x \left(1 + \frac{2\Delta\theta}{\sqrt{\beta}} \sqrt{I_B}\right) + I_B}{2 \left(1 + \frac{2\Delta\theta}{\sqrt{\beta}} \sqrt{I_B}\right)} + \frac{\Delta\theta}{\sqrt{\beta}} \frac{\sqrt{I_B} \times (2I_B)}{\left(1 + \frac{2\Delta\theta}{\sqrt{\beta}} \sqrt{I_B}\right)} \quad (3.102)$$

But $\left(\frac{2\Delta\theta}{\sqrt{\beta}} \sqrt{I_B} \ll 1\right)$, equation (3.102) can be rewritten as:

$$I_{D3} = \frac{I_x^2}{8I_B} + \frac{I_x + I_B}{2} + \frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.103)$$

The second term to the right of equation (3.103) is subtracted using transistors M10 and M11, and the output current is given as:

$$I'_{out} = \frac{I_x^2}{8I_B} + \frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.104)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \right| \quad (3.105)$$

To evaluate the error due to mobility parameter mismatch using equation (3.105), consider the worst case where $I_B = 60\mu A$, $\beta = 86\mu A/V^2$, $\theta = 0.25V^{-1}$ and $(\Delta\theta = 1\% \text{ of } \theta)$

$=0.0025 V^I$, then the maximum error is $0.25\mu A$ which corresponds to a relative error of 7.5%. It is clear that the mismatch in carrier mobility parameter will degrade the accuracy of the circuit designed using MTL approach and maybe other approach.

3.3.3.2 Transconductance Parameter Mismatch

The same analysis can be performed on the transconductance parameter value of transistors M1-M4 of the proposed squaring circuit and the equation (3.91) can be rewritten as:

$$\frac{\theta}{(\beta - \Delta\beta)} I_B + \frac{2}{\sqrt{(\beta - \Delta\beta)}} \sqrt{I_B} = \frac{\theta}{(\beta + \Delta\beta)} (I_{D3} + I_{D4}) + \frac{1}{\sqrt{(\beta + \Delta\beta)}} (\sqrt{2I_{D3}} + \sqrt{2I_{D4}}) \quad (3.106)$$

Following the same analysis as before, it is easy to show that:

$$\left\{ \begin{aligned} & \frac{\theta}{\beta} \left(\frac{1}{1 - \frac{\Delta\beta}{\beta}} \right) I_B - \frac{\theta}{\beta} \left(\frac{1}{1 + \frac{\Delta\beta}{\beta}} \right) I_B \\ & + \frac{2}{\sqrt{\beta}} \left(\sqrt{\frac{1}{1 - \frac{\Delta\beta}{\beta}}} \right) I_B \end{aligned} \right\} = \frac{1}{\sqrt{\beta}} \left(\sqrt{\frac{1}{1 + \frac{\Delta\beta}{\beta}}} \right) (\sqrt{I_{D3}} + \sqrt{I_{D4}}) \quad (3.107)$$

It is well known that $\left(\frac{1}{1 \pm x} \approx 1 \mp x \right)$ if $(x \ll 1)$. Using this approximation in equation

(3.107) to get

$$\left\{ \begin{aligned} & \frac{\theta}{\beta} \left(1 + \frac{\Delta\beta}{\beta} \right) (I_x + I_y) - \frac{\theta}{\beta} \left(1 - \frac{\Delta\beta}{\beta} \right) (I_x + I_y) + \\ & \frac{1}{\sqrt{\beta}} \left(\sqrt{\left(1 + \frac{\Delta\beta}{\beta} \right)} \right) (\sqrt{2I_x} + \sqrt{2I_y}) \end{aligned} \right\} = \frac{2}{\sqrt{\beta}} \left(\sqrt{\left(1 - \frac{\Delta\beta}{\beta} \right)} \right) \sqrt{I_{D3}} \quad (3.108)$$

But $\left(\frac{\Delta\beta}{\beta} \ll 1 \right)$, then equation (3.108) can be rewritten as:

$$\frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B + 2\sqrt{I_B} = 2\sqrt{I_{D3}} + 2\sqrt{I_{D4}} \quad (3.109)$$

Substituting equation (3.95) into equation (3.109) and squaring both side twice and ignoring higher order terms, the drain current of M3 is given by:

$$I_{D3} = \frac{I_x^2}{8I_B \left(1 + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B}\right)} + \frac{I_x \left(1 + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B}\right) + I_B}{2 \left(1 + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B}\right)} + \frac{\theta\Delta\beta}{\beta\sqrt{\beta}} \frac{\sqrt{I_B}(2I_B)}{\left(1 + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B}\right)} \quad (3.110)$$

But $\left(\frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B} \ll 1\right)$, equation (3.110) can be rewritten as:

$$I_{D3} = \frac{I_x^2}{8I_B} + \frac{I_x + I_B}{2} + \frac{\theta\Delta\beta}{\beta\sqrt{\beta}} \sqrt{I_B}(2I_B) \quad (3.111)$$

The second term to the right of equation (3.111) is subtracted using M10 and M11, and the output current is given as:

$$I'_{out} = \frac{I_x^2}{8I_B} + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.112)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \right| \quad (3.113)$$

To evaluate the error due to the transconductance parameter mismatch using equation (3.113), we consider $I_B=60\mu A$, $\theta=0.25V^{-1}$, $\beta=86\mu A/V^2$ and $(\Delta\beta=1\% \text{ of } \beta)=0.86\mu A/V^2$, then the maximum error is $0.25\mu A$ which is equivalent to a relative error of 7.5%. This means that the proposed circuit is also very sensitive to mismatch in the transconductance parameter.

3.3.3.3 Threshold Voltage Mismatch

As stated before, the threshold voltage V_{TH} increases as the source to substrate voltage V_{SB} increases. With reference to the proposed squaring circuit shown in Figure (3.11), we can see that the bulk of all transistors except M2 and M4 are connected to the source, hence the source-bulk voltage (V_{SB}) will be zero. Thus, these transistors will have $V_{TH}=V_{TH0}$. To avoid the body effect, the PMOS transistors M2 and M4 are placed in separated wells to make $V_{SB}=0$ and hence $V_{TH}=V_{TH0}$. In the proposed circuit if we consider that a worst case in which transistors M1 and M4 in the MTL have threshold voltage mismatch such that:

$$v_{GS1} \approx \frac{I_{D1}\theta}{\beta} + \sqrt{\frac{2I_{D1}}{\beta}} + (V_{TH} + \Delta V_{TH}) \quad (3.114)$$

$$v_{GS4} \approx \frac{I_{D4}\theta}{\beta} + \sqrt{\frac{2I_{D4}}{\beta}} + (V_{TH} - \Delta V_{TH}) \quad (3.115)$$

where ΔV_{TH} is mismatch term between V_{TH1} , V_{TH4}

Combining equations (3.86), (3.114) and (3.115) yield:

$$\Delta V_{TH} + \frac{I_{D1}\theta}{2\beta} + \sqrt{\frac{I_{D1}}{\beta}} + \frac{I_{D2}\theta}{2\beta} + \sqrt{\frac{I_{D2}}{\beta}} = \frac{I_{D3}\theta}{\beta} + \sqrt{\frac{2I_{D3}}{\beta}} + \frac{I_{D4}\theta}{\beta} + \sqrt{\frac{2I_{D4}}{\beta}} - \Delta V_{TH} \quad (3.116)$$

Following the same analysis as before, it is easy to show that:

$$\Delta V_{TH} + 2\sqrt{\frac{I_B}{\beta}} = \sqrt{\frac{I_{D3}}{\beta}} + \sqrt{\frac{I_{D4}}{\beta}} - \Delta V_{TH} \quad (3.117)$$

With reference to Figure (3.10), the drain current of M3 is given by:

$$I_{D3} = I_{D4} + I_X \quad (3.118)$$

Substituting equation (3.118) into equation (3.117), squaring both sides twice and ignoring higher orders, the current I_{D3} can be expressed as:

$$I_{D3} = \frac{I_X^2}{8I_B(1 + 2\Delta V_{TH}\sqrt{\beta I_B})} + \frac{I_X + I_B}{2(1 + 2\Delta V_{TH}\sqrt{\beta I_B})} + \frac{\Delta V_{TH}\sqrt{\beta I_B}(I_X + 2I_B)}{I_B(1 + 2\Delta V_{TH}\sqrt{\beta I_B})} \quad (3.119)$$

But $(2\Delta V_{TH}\sqrt{\beta I_B} \ll 1)$, equation (3.119) can be rewritten as:

$$I_{D3} = \frac{I_X^2}{8I_B} + \frac{I_X + I_B}{2} + \Delta V_{TH}\sqrt{\frac{\beta}{I_B}} \times (I_X + 2I_B) \quad (3.120)$$

The second term to the right of equation (3.120) is subtracted using transistors M10 and M11 and the output current is given by:

$$I'_{out} = \frac{I_X^2}{8I_B} + \Delta V_{TH}\sqrt{\frac{\beta}{I_B}} \times (I_X + 2I_B) \quad (3.121)$$

The absolute error can be written as:

$$I_{error} = |I_{out} - I'_{out}| = \left| \Delta V_{TH}\sqrt{\frac{\beta}{I_B}} \times (I_X + 2I_B) \right| \quad (3.122)$$

To evaluate the error due to threshold mismatch in equation (3.122), we consider

$$I_X=40\mu A, I_B=60\mu A, \beta=86\mu A/V^2, L=0.2\mu m, \text{ and } \Delta V_{TH} = \frac{0.1 \times 4.1 \times 10^{-9}}{\sqrt{5 \times 10^{-6} \times 0.2 \times 10^{-6}}} = 0.41mV,$$

then the maximum error is 78.5nA which corresponds to 2.3%.

Again, with reference to Figure (3.11), the drain currents of M9 is forced to be equal the summation of drain currents of M3 and M4 and hence the effect of carrier mobility reduction in MTL loop can be canceled, so study of threshold mismatch for transistor M9 is critical in determining the accuracy of the proposed circuit. The gate-source potential for M7 and M 9 is given by:

$$V_{GS7} = \sqrt{\frac{2I_B}{2\beta}} + V_{TH} \quad (3.123)$$

$$V_{GS9} = \sqrt{\frac{2I_{D9}}{2\beta}} + V_{TH} + \Delta V_{TH} \quad (3.124)$$

With reference to Figure (3.11), $V_{GS7} = V_{GS9}$, then:

$$\sqrt{\frac{I_B}{\beta}} + V_{TH} = \sqrt{\frac{I_{D9}}{\beta}} + V_{TH} + \Delta V_{TH} \quad (3.125)$$

Equation (3.125) can be rewritten as:

$$\sqrt{\frac{I_B}{\beta}} = \sqrt{\frac{I_{D9}}{\beta}} + \Delta V_{TH} \quad (3.126)$$

Squaring both sides and ignoring higher order terms of ΔV_{TH} , the current of I_{D9} can be expressed as:

$$I_{D9} = I_B - 2\Delta V_{TH} \sqrt{\beta \times I_B} \quad (3.127)$$

With reference to Figure (3.11), the current I_{D9} can be written as:

$$I_{D9} = I_{D3} + I_{D4} = I_B - 2\Delta V_{TH} \sqrt{\beta \times I_B} \quad (3.128)$$

Combining equations (3.91) and (3.128) to get:

$$2\sqrt{I_B} + 2\theta\Delta V_{TH}\sqrt{I_B} = \sqrt{2I_{D3}} + \sqrt{2I_{D4}} \quad (3.129)$$

Substituting equation (3.92) into equation (3.129) and squaring both side twice and ignoring higher order terms, the current I_{D3} can be expressed as:

$$I_{D3} = \frac{I_X^2}{8I_B(1+2\theta\Delta V_{TH})} + \frac{I_X + I_B}{2(1+2\theta\Delta V_{TH})} + \frac{\theta\Delta V_{TH}(2I_B + I_X)}{(1+2\theta\Delta V_{TH})} \quad (3.130)$$

But $(2\theta\Delta V_{TH} \ll 1)$, equation (3.130) can be written as:

$$I_{D3} = \frac{I_X^2}{8I_B} + \frac{I_X + I_B}{2} + \theta\Delta V_{TH}(2I_B + I_X) \quad (3.131)$$

The second term to the right of equation (3.131) is subtracted using transistors M10 and M11 and the output current is given by:

$$I'_{out} = \frac{I_X^2}{8I_B} + \theta\Delta V_{TH}(2I_B + I_X) \quad (3.132)$$

The absolute error can be written as:

$$I_{error} = |I_{out} - I'_{out}| = |\theta\Delta V_{TH}(I_X + 2I_B)| \quad (3.133)$$

As an example, if $I_X=40\mu A$, $I_B=60\mu A$, $\theta=0.25V^{-1}$, $L=0.2\mu m$, and $\Delta V_{TH}=0.41mV$, the maximum current error can be written as: $I_{error}=16.4nA$ which is equivalent to 0.5%.

This means the proposed circuit is a little sensitive to mismatch in the threshold voltage. To conclude, this mismatch in parameters will degrade the accuracy of the design and some layout techniques used to minimize such mismatch.

Simulation Result of the Threshold Voltage Mismatch

It is well known that mismatch will degrade the accuracy of the design. In the proposed circuit, study of threshold mismatch for MTL was carried out for M1 and M4 as it is the most important block. Monte Carlo analysis was carried out for 100 times (Monte=100). The simulation result shown in Figure (3.16) indicates that the corresponding maximum deviation of the output current is about 1.3%. It is clear that the circuit is almost insensitive to threshold voltage mismatch.




Figure 3.16 Monte Carlo analysis with Gaussian distribution for threshold variation for the squaring circuit

3.3.3.4 Channel Length Mismatch

The same analysis can be performed on mismatch in channel length parameter L . if we consider transistors M1 and M4 have channel length mismatch and assuming perfect match for all other parameters, the gate-source potential of M1 and M4 can be written as:

$$V_{GS1} \approx \frac{I_{D1}\theta_1\left(\frac{L+\Delta L}{L}\right)}{\beta_1} + \sqrt{\frac{2I_{D1}\left(\frac{L+\Delta L}{L}\right)}{\beta_1}} + V_{TH} \quad (3.134)$$

$$V_{GS4} \approx \frac{I_{D4}\theta_4\left(\frac{L-\Delta L}{L}\right)}{\beta_4} + \sqrt{\frac{2I_{D4}\left(\frac{L-\Delta L}{L}\right)}{\beta_4}} + V_{TH} \quad (3.135)$$

where, $\beta_i = k'_{pi} \frac{W}{L}$ is transconductance parameter for transistor M_i ;

Combining equations (3.86), (3.134) and (3.135) yield:

$$\frac{I_{D1}\theta_1\left(\frac{L+\Delta L}{L}\right)}{\beta_1} + \sqrt{\frac{2I_{D4}\left(\frac{L+\Delta L}{L}\right)}{\beta_1}} + \frac{I_{D2}\theta_2}{\beta_2} + \sqrt{\frac{2I_{D2}}{\beta_2}} = \frac{I_{D3}\theta_3}{\beta_3} + \sqrt{\frac{2I_{D3}}{\beta_3}} + \frac{I_{D1}\theta_4\left(\frac{L-\Delta L}{L}\right)}{\beta_4} + \sqrt{\frac{2I_{D4}\left(\frac{L-\Delta L}{L}\right)}{\beta_4}} \quad (3.136)$$

Following the same analysis as before, it is easy to show that;

$$\left(\frac{\theta\Delta L}{2L\sqrt{\beta}}I_B + \frac{\theta\Delta L}{L\sqrt{\beta}}I_{D3} + \frac{\theta\Delta L}{L\sqrt{\beta}}I_x\right) + \left(\sqrt{I_B\left(\frac{L+\Delta L}{L}\right)} + \sqrt{I_B}\right) = \left(\sqrt{2I_{D3}} + \sqrt{2I_{D4}\left(\frac{L-\Delta L}{L}\right)}\right) \quad (3.137)$$

Squaring both sides and ignoring higher order terms, equation (3.137) can be rewritten

as:

$$I_B + I_B\left(1 + \frac{\Delta L}{L}\right) + 2I_B\sqrt{1 + \frac{\Delta L}{L}} + \left\{ \begin{array}{l} \frac{\theta\Delta L}{L\sqrt{\beta}}\sqrt{I_B\left(1 + \frac{\Delta L}{L}\right)}(I_B + 2I_{D3} - 2I_x) \\ + \frac{\theta\Delta L}{L\sqrt{\beta}}\sqrt{I_B}(I_B + 2I_{D3} - 2I_x) \end{array} \right\} = \left\{ \begin{array}{l} 2I_{D3} + 4\sqrt{I_{D3}I_{D4}\left(1 - \frac{\Delta L}{L}\right)} \\ + 2I_{D4}\left(1 - \frac{\Delta L}{L}\right) \end{array} \right\} \quad (3.138)$$

But $\left(\frac{\Delta L}{L} \ll 1\right)$, then equation (3.138) can be written as:

$$(4I_B - 4I_{D3} + 2I_x) + \left(\frac{2\theta\Delta L}{L\sqrt{\beta}}\sqrt{I_B}[I_B + 2I_{D3} - 2I_x]\right) = 4\sqrt{I_{D3}I_{D4}} \quad (3.139)$$

If both sides are squared again and the higher order terms are ignored, then equation

(3.139) can be rewritten as:

$$4I_x^2 + 16I_x I_B \left(1 - \frac{3\theta\Delta L}{2L\sqrt{\beta}} \sqrt{I_B}\right) + 16I_B^2 \left(1 + \frac{\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B}\right) - \frac{16\theta\Delta L}{L\sqrt{\beta}} I_x^2 \sqrt{I_B} + \left\{ \begin{array}{l} 16I_{D3}^2 \left(1 - \frac{2\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B}\right) \\ -32I_{D3} I_B \left(1 - \frac{\theta\Delta L}{2L\sqrt{\beta}} \sqrt{I_B}\right) \\ -16I_{D3} I_x \left(1 - \frac{3\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B}\right) \end{array} \right\} = 16I_{D3} I_{D4} \quad (3.140)$$

Assuming $\left(\frac{3\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B} \ll 1\right)$ and substituting $(I_{D4} = I_{D3} - I_x)$ the current I_{D3} can be expressed as:

$$I_{D3} = \frac{I_x^2}{8I_B} + \frac{I_x + I_B}{2} - \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} I_x^2 \quad (3.141)$$

The second term to the right of equation (3.141) is subtracted using transistors M10 and M11 and then the output current is given as:

$$I'_{out} = \frac{I_x^2}{8I_B} - \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} I_x^2 \quad (3.142)$$

The absolute error can be written as:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} I_x^2 \right| \quad (3.143)$$

To evaluate the error due to channel length mismatch in equation (3.143), we consider $I_x = 40\mu A$, $I_B = 60\mu A$, $\theta = 0.25 V^{-1}$, $\beta = 86\mu A/V^2$, $L = 0.2\mu m$ and $\Delta L = 0.004\mu m$, then the maximum current error is $55.6nA$ which corresponds to a relative error of 1.7%.

However, study of channel length mismatch for transistors M7 and M9 is also critical in determining the accuracy of the proposed circuit. Assuming this mismatch, the gate-source potential for M7 and M9 is given by:

$$V_{GS7} = \sqrt{\frac{2I_B}{2\beta}} + V_{TH} \quad (3.144)$$

$$V_{GS9} = \sqrt{\frac{2I_{D9}\left(\frac{L + \Delta L}{L}\right)}{2\beta}} + V_{TH} \quad (3.145)$$

With reference to Figure (3.11), $V_{GS7} = V_{GS9}$, then:

$$\sqrt{\frac{I_B}{\beta}} + V_{TH} = \sqrt{\frac{I_{D9}\left(\frac{L + \Delta L}{L}\right)}{\beta}} + V_{TH} \quad (3.146)$$

Equation (3.146) can be rewritten as:

$$\sqrt{\frac{I_B}{\beta}} = \sqrt{\frac{I_{D9}\left(\frac{L + \Delta L}{L}\right)}{\beta}} \quad (3.147)$$

Then, the current of transistor M9 expressed as:

$$I_{D9} = I_{D3} + I_{D4} = I_B \left(\frac{L}{L + \Delta L} \right) = I_B \left(\frac{1}{1 + \frac{\Delta L}{L}} \right) \quad (3.148)$$

But $\left(\frac{\Delta L}{L} \ll 1 \right)$, then equation (3.148) can be rewritten as:

$$I_{D9} \approx I_B \left(1 - \frac{\Delta L}{L} \right) \approx I_B - \frac{\Delta L}{L} I_B \quad (3.149)$$

Combining equations (3.91) and (3.149) to get:

$$\frac{\theta \Delta L}{L \sqrt{\beta}} I_B + 2\sqrt{I_B} = \sqrt{2I_{D3}} + \sqrt{2I_{D4}} \quad (3.150)$$

Substituting equation (3.92) into equation (3.150) and squaring both side twice and ignoring higher order terms, then equation (3.150) can be rewritten:

$$4I_x^2 + 16I_x I_B \left(1 + \frac{\theta \Delta L}{L\sqrt{\beta}} \sqrt{I_B}\right) + 16I_B^2 + \frac{32\theta \Delta L}{L\sqrt{\beta}} I_B^2 \sqrt{I_B} = 32I_B I_{D3} \left(1 + \frac{\theta \Delta L}{L\sqrt{\beta}} \sqrt{I_B}\right) \quad (3.151)$$

But $\left(\frac{\theta \Delta L}{L\sqrt{\beta}} \sqrt{I_B} \ll 1\right)$, equation (3.151) can be rewritten as:

$$I_{D3} = \frac{I_x^2}{8I_B} + \frac{I_x + I_B}{2} + \frac{\theta \Delta L}{L\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.152)$$

The second term to the right of equation (3.152) is subtracted using transistors M10 and M11 and then the output current is given as:

$$I'_{out} = \frac{I_x^2}{8I_B} + \frac{\theta \Delta L}{L\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.153)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{\theta \Delta L}{L\sqrt{\beta}} I_B \sqrt{I_B} \right| \quad (3.154)$$

To evaluate the error due to channel length mismatch considering the worst case of all parameters in equation (3.154) is, for example, $I_B = 60\mu A$, $\theta = 0.25V^{-1}$, $\beta = 86\mu A/V^2$, $L = 0.2\mu m$ and $\Delta L = 0.004\mu m$, The maximum error is $0.25\mu A$ which is equivalent to 7.5%.

It is clear that the output current of the proposed squaring circuit is very bad performance with channel length mismatch. To avoid this deviation, an accurate fabrication process is highly necessary.

Simulation Result of the Channel Length Mismatch

Also the channel length mismatch for MTL was carried out for transistors M1 and M4. Mont Carlo analysis was carried out for 100 times (Monte=100) with mean value of $0.2\mu\text{m}$ and three sigma variation of $0.012\mu\text{m}$ (0.02 channel length variation). The simulation result shown in Figure (3.17) indicates that the corresponding maximum deviation of the output current is about 2%. It is clear that the maximum error results due to the channel length mismatch is within the acceptable range.




Figure 3.17 Monte Carlo analysis with Gaussian distribution for the squaring circuit

Summary of the comparison is shown in table (3.5). The performance of the proposed squaring circuit compared with recently published works. It is clear that the proposed circuit has a better performance in terms of relative error, bandwidth and silicon area. However, the proposed circuit is simulated using $0.18\mu\text{m}$ CMOS technology and it is used transistors with shorter channel-length ($L=0.2\mu\text{m}$) in comparison with previously published works shown in table (3.5) which used long channel-length transistors to

reduce/cancel the error caused by carrier mobility reduction and channel length modulation, and hence improve the accuracy of the designed circuits.

Table 3.5 Comparison between the proposed squaring and previously reported works

| Ref. | Public Year | Type (In/Out) | Tech. (μm) | Minim. L (μm) | Supply Voltage (V) | Input Range (μA) | Power Cons. (μW) | Relative Error (%) | -3 dB Frequency (MHz) | Area (μm²) |
|------------------|--------------------|----------------------|-------------------|----------------------|---------------------------|-------------------------|-------------------------|---------------------------|------------------------------|------------------------------|
| [51] | 2008 | VI/CO | 0.25 | 1.2 | 3.3 | ±1.0V | 90 | 3.0 | 200 | 340 |
| [61] | 2011 | CI/CO | 0.25 | 0.5 | 1.4 | ±40 | 72.6 | 1.9 | 0.03 | |
| [62] | 2007 | CI/CO | 0.35 | 0.7 | 3.0 | 7.0 | - | - | 50 | 1500 |
| [63] | 2011 | CI/CO | 0.35 | 2.0 | - | 40 | - | - | - | - |
| This Work | 2013 | CI/CO | 0.18 | 0.2 | 1.5 | ±40 | 326 | 1.2 | 340 | 76.5 |

3.4 Current-mode Multiplying Circuit

In this section, the proposed current-mode multiplying circuit will be discussed. Simulation results and mismatch analysis will be presented. Finally, summary of performance comparison between the propose circuit and previously published work will be given.

3.4.1 Proposed Current-mode Multiplying Circuit

The proposed current-mode multiplying circuit is shows Figure (3.21). The principle of operation of the multiplier is based on the square-difference which is defined by the following formula:

$$(X + Y)^2 - (X - Y)^2 = 4XY \quad (3.155)$$

The proposed squaring circuit shown in Figure (3.10) is used to realize the proposed multiplying circuit. With reference to Figure (3.81), the circuit consists of two squaring circuits and one subtracting circuit. The two squaring circuits with input functions $(X+Y)$ and $(X-Y)$ can provide the squaring function $(X+Y)^2$ and $(X-Y)^2$ respectively. The subtracting circuit will produce the difference of the two squared signals to get at the end the multiplying function. To reduce the number of transistors of the circuit designed, transistors M1 and M2 are used as common transistors between tow squaring circuits.




Figure 3.18 Proposed current-mode multiplied circuit

According to the circuit schematic in Figure (3.81), the output current of the first squaring circuit is given by:

$$I_{o1} = \frac{(I_x + I_y)^2}{8I_B} \quad (3.156)$$

And the output current of the second squaring circuit is given by:

$$I_{o2} = \frac{(I_x - I_y)^2}{8I_B} \quad (3.157)$$

The output currents of the multiplier circuit can be written as:

$$I_{out} = I_{o1} - I_{o2} = \frac{(I_x + I_y)^2}{8I_B} - \frac{(I_x - I_y)^2}{8I_B} = \frac{I_x I_y}{2I_B} \quad (3.158)$$

Equation (3.158) can be rewritten as:

$$I_{out} = k(I_x \times I_y) \quad (3.159)$$

where, $k = \frac{1}{2I_B}$

It is clear that equation (3.159) implements a four quadrant current-mode multiplying circuit with compensation for error due to carrier mobility reduction.

3.4.2 Simulation Results

The proposed multiplying circuit was simulated using Tanner T-spice in 0.18μm CMOS process technology. The bias current is 60μA and the input currents (I_x , I_y) are swept from -20 to 20μA. The circuit is operated from 1.5V DC supply voltage and the aspect ratios of all transistors used are listed in table (3.6). The output current was measured by forcing it through a load resistor $R_L = 10k\Omega$.

Table 3.6 Transistor aspect ratios of the multiplying circuit

| W/L (μm) | | W/L (μm) | | W/L (μm) | | W/L (μm) | | W/L (μm) | |
|--------------------------|---------|--------------------------|---------|--------------------------|-----------|--------------------------|---------|--------------------------|-----------|
| M1 | 5.0/0.2 | M7 | 5.0/0.2 | M13 | 2.5/0.2 | M19 | 2.5/0.2 | M25 | 0.75/0.75 |
| M2 | 5.0/0.2 | M8 | 5.0/0.2 | M14 | 0.75/0.75 | M20 | 5.0/0.2 | M26 | 0.75/0.75 |
| M3 | 2.5/0.2 | M9 | 5.0/0.2 | M15 | 0.75/0.75 | M21 | 5.0/0.2 | M27 | 0.75/0.75 |
| M4 | 2.5/0.2 | M10 | 5.0/0.2 | M16 | 2.5/0.2 | M22 | 5.0/0.2 | M28 | 0.75/0.75 |
| M5 | 2.5/0.2 | M11 | 5.0/0.2 | M17 | 2.5/0.2 | M23 | 2.5/0.2 | | |
| M6 | 2.5/0.2 | M12 | 2.5/0.2 | M18 | 2.5/0.2 | M24 | 2.5/0.2 | | |

The DC transfer characteristic of the multiplying circuit is shown in Figure (3.19). It is clear from the plot that the simulated result confirms the functionality of the developed design. Plot of the error between calculated and simulated results is shown in Figure (3.20). The maximum relative error is 1.8% and the maximum power consumption is $700\mu\text{W}$.




Figure 3.19 Simulation result for DC transfer characteristics of the multiplying Circuit




Figure 3.20 The error of the proposed multiplying circuit

The transient analysis was carried out when in the inputs I_x and I_y are sinusoidal signal with 1MHz frequency and different amplitude. Simulation result shown in Figure (3.21) confirms the functionality of the design.




Figure 3.21 Simulation for transient analysis (a) Input signal (b) Output signal (c) Error

Simulation for temperature analysis was carried out. The temperature was swept from -25°C to 75°C in steps of 50°C. The simulation result shown in Figure (3.22) confirms that the proposed circuit is sensitive to temperature variation.




Figure 3.22 Simulation result for temperature variation of the multiplying Circuit

The circuit was simulated for the frequency response. An AC input signal is applied to I_x and $I_y=40\mu A$ DC and the frequency is swept from 10Hz to 10GHz. Simulation result shown in Figure (3.23) indicates the upper -3dB frequency is 230MHz.




Figure 3.23 Frequency response of the proposed multiplying circuit

The proposed multiplying circuit can be used as Amplitude Modulation (AM). To simulate this application, two signal are used, one as carrier with 10MHz frequency and the other as signal with 500 kHz. The amplitude of both inputs is $40\mu A_{p-p}$. Simulation results for the input signal and amplitude modulator (AM) are shown in Figure (3.24).




Figure 3.24 Modulated ac output current of the multiplying as amplitude modulation

3.4.3 Mismatch Analysis

In this section, the mismatch analysis of the proposed multiplying circuit will include the mobility parameter, transconductance parameter, threshold voltage and channel length of transistors in MTL will be carried out.

3.4.3.1 Mobility Parameter Mismatch

If it is assumed that the mobility parameter of transistors M1-M4, M16 and M17 of the proposed multiplying circuit is not perfectly matched, the output currents of the squaring can be written as:

$$I'_{o1} = \frac{(I_x + I_y)^2}{8I_B} + \frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.160)$$

$$I'_{o2} = \frac{(I_x - I_y)^2}{8I_B} + \frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.161)$$

The output current of the proposed multiplying circuit can be written as:

$$I'_{out} = I'_{o1} - I'_{o2} \quad (3.162)$$

Combining equations (3.160), (3.161) and (3.162) to get:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} + \left(\frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \right) - \left(\frac{2\Delta\theta}{\sqrt{\beta}} I_B \sqrt{I_B} \right) \quad (3.163)$$

Equation (3.163) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} \quad (3.164)$$

The absolute error can be written as:

$$I_{error} = |I_{out} - I'_{out}| = \left| \left(\frac{I_x I_y}{2I_B} \right) - \left(\frac{I_x I_y}{2I_B} \right) \right| = 0 \quad (3.165)$$

The advantage of using the function $(X + Y)^2 - (X - Y)^2$ in the multiplier circuit is to cancel the offset error by eliminating the second term in equations (3.160) and (3.161).

Consequently the proposed design is insensitive to the carrier mobility parameter mismatch.

3.4.3.2 Transconductance Parameter Mismatch

The same analysis can be performed on the transconductance parameter, the output currents of the squaring can be written as:

$$I'_{o1} = \frac{(I_x + I_y)^2}{8I_B} + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.166)$$

$$I'_{o2} = \frac{(I_x - I_y)^2}{8I_B} + \frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.167)$$

Combining equations (3.162), (3.166) and (3.167) to get:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} + \left(\frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \right) - \left(\frac{2\theta\Delta\beta}{\beta\sqrt{\beta}} I_B \sqrt{I_B} \right) \quad (3.168)$$

Equation (3.168) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} \quad (3.169)$$

The absolute error can be written as:

$$I_{error} = |I_{out} - I'_{out}| = 0 \quad (3.170)$$

This means that the mismatch in transconductance parameter will not degrade the accuracy of the proposed design.

3.4.3.3 Threshold Voltage Mismatch

In the proposed multiplying circuit shown in Figure (3.21), if we consider that a worst case in which transistors M1 and M4 in the MTL have threshold voltage mismatch. The output currents of the squarer can be written as:

$$I'_{o1} = \frac{(I_x + I_y)^2}{8I_B} + \Delta V_{TH} \sqrt{\frac{\beta}{I_B}} \times (I_x + I_y + 2I_B) \quad (3.171)$$

$$I'_{o2} = \frac{(I_x - I_y)^2}{8I_B} + \Delta V_{TH} \sqrt{\frac{\beta}{I_B}} \times (I_x - I_y + 2I_B) \quad (3.172)$$

Combining equations (3.162), (3.171) and (3.172) to get:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} + \Delta V_{TH} \sqrt{\frac{\beta}{I_B}} [(I_x + I_y + 2I_B) - (I_x - I_y + 2I_B)] \quad (3.173)$$

Equation (3.173) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} + 2\Delta V_{TH} \sqrt{\frac{\beta}{I_B}} \times I_y \quad (3.174)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = \left| 2\Delta V_{TH} \sqrt{\frac{\beta}{I_B}} \times I_y \right| \quad (3.175)$$

The current error quantity in equation (2.175) can be calculated such as: $I_y = 20\mu A$, $I_B = 60\mu A$, $\beta = 86\mu A/V^2$ and $\Delta V_{TH} = 0.41mV$, then the maximum error is $19.6nA$ which is corresponds to 0.6%.

However, in the proposed circuit, study of threshold mismatch for transistors M9 and M20 are critical in determining the accuracy of the proposed circuit because cancelation of the effect of the carrier mobility reduction is based on the assumption transistors are matched. If there is a mismatch, the output currents of the squaring circuit can be written as:

$$I'_{out1} = \frac{(I_x + I_y)^2}{8I_B} + \theta\Delta V_{TH}(2I_B + I_x + I_y) \quad (3.176)$$

$$I'_{out2} = \frac{(I_x - I_y)^2}{8I_B} + \theta\Delta V_{TH}(2I_B + I_x - I_y) \quad (3.177)$$

Combining equations (3.162), (3.176) and (3.177) to get:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} + \theta\Delta V_{TH}[(2I_B + I_x + I_y) - (2I_B + I_x - I_y)] \quad (3.178)$$

Equation (3.178) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} + 2\theta\Delta V_{TH} I_y \quad (3.179)$$

which results in an absolute error given by:

$$I_{error} = |I_{out} - I'_{out}| = |2\theta\Delta V_{TH} I_y| \quad (3.180)$$

As an example, if $I_y = 20\mu A$, $\theta = 0.25V^{-1}$ and $\Delta V_{TH} = 0.41mV$, the maximum error is $4.1nA$ which is equivalent to 0.12% . It is clear that the proposed design has very good performance with threshold voltage mismatch.

3.4.3.4 Channel Length Mismatch

With reference to Figure (3.24), if we consider the mismatch in transistors M1 and M4, the output currents of the squaring circuit can be written as:

$$I'_{out1} = \frac{(I_x + I_y)^2}{8I_B} - \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} (I_x + I_y)^2 \quad (3.181)$$

$$I'_{out2} = \frac{(I_x - I_y)^2}{8I_B} - \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} (I_x - I_y)^2 \quad (3.182)$$

Combining equations (3.160), (3.181) and (3.182), the output current of the proposed multiplying circuit can be written as:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} - \frac{\theta\Delta L}{2L\sqrt{\beta \times I_B}} ((I_x + I_y)^2 - (I_x - I_y)^2) \quad (3.183)$$

Equation (3.183) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} - \frac{2\theta\Delta L}{L\sqrt{\beta \times I_B}} I_x I_y \quad (3.184)$$

The absolute error is given as:

$$I_{error} = |I_{out} - I'_{out}| = \left| \frac{2\theta\Delta L}{L\sqrt{\beta \times I_B}} I_x I_y \right| \quad (3.185)$$

To evaluate the error due to channel length mismatch in equation (3.185), we consider $I_x=20\mu A$, $I_y=20\mu A$, $\beta=86\mu A/V^2$, $I_B=60\mu A$, $\theta=0.25V^{-1}$, $L=0.2\mu m$ and $\Delta L=0.004\mu m$, then the maximum error is $55.6nA$ which corresponds to maximum error of 1.7%.

Also, if there is mismatch between M9 and M20, the output currents of the squaring circuit can be written as:

$$I'_{out1} = \frac{(I_x + I_y)^2}{8I_B} + \frac{\theta\Delta L}{L\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.186)$$

$$I'_{out2} = \frac{(I_x - I_y)^2}{8I_B} + \frac{\theta\Delta L}{L\sqrt{\beta}} I_B \sqrt{I_B} \quad (3.187)$$

Combining equations (3.160), (3.186) and (3.187), the output current of the proposed multiplying circuit can be written as:

$$I'_{out} = \frac{(I_x + I_y)^2 - (I_x - I_y)^2}{8I_B} + \left(\frac{\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B} \right) - \left(\frac{\theta\Delta L}{L\sqrt{\beta}} \sqrt{I_B} \right) \quad (3.188)$$

Equation (3.188) can be rewritten as:

$$I'_{out} = \frac{I_x I_y}{2I_B} \quad (3.189)$$

The absolute error is given by:

$$I_{error} = |I_{out} - I'_{out}| = 0 \quad (3.190)$$

This means the proposed circuit has very good performance with channel length mismatch.

As result, we can say that using the square-difference identity in the design of multiplying circuit reduces/cancels the errors resulting from the mismatch in carrier mobility parameter, transconductance parameter, threshold voltage, and channel length.

The proposed multiplier is compared with recently published works shown in Table (3.7). Comparing with references [20], [80], [86], the simulation results of the proposed circuit show a better performance in terms of supply voltage, input range, bandwidth, and silicon area. However, the advantages of the proposed circuit over the reference [81] are low power consumption, high relative error and small silicon area. Also comparing with reference [82], the proposed circuit has low supply voltage, wide input range and small silicon area. Finally, the proposed circuit is simulated using 0.18 μm CMOS technology and it is used transistors with shorter channel-length ($L=0.2\mu\text{m}$) in comparison with previously published works shown in table (3.7) which used long channel-length transistors to reduce/cancel the error caused by carrier mobility reduction and channel length modulation, and hence improve the accuracy of the designed circuits.

Table 3.7 Comparison between the proposed multiplying and previously reported works

| Ref. | Public. Year | Type (In/Out) | Tech. (μm) | Minim. L (μm) | Supply Voltage (V) | Input Range (μA) | Power Cons. (μW) | Relative Error (%) | -3 dB Frequency (MHz) | Area (μm^2) |
|------------------|---------------------|----------------------|---|--|---------------------------|---|---|---------------------------|------------------------------|--|
| [20] | 2009 | CI/CO | 0.35 | - | 3.3 | ± 10 | 240 | 1.15 | 44.9 | - |
| [80] | 2009 | CI/CO | 0.35 | - | 3.3 | ± 10 | 340 | 1.1 | 41.8 | - |
| [81] | 2010 | CI/CO | 0.35 | 0.7 | 1.5 | ± 20 | 1010 | 6.4 | 343 | 18603 |
| [82] | 2012 | CI/CO | 0.25 | - | 2.5 | ± 10 | 168 | - | 278 | 331.5 |
| [86] | 2009 | CI/CO | 0.35 | 0.7 | 3.0 | 10 | - | - | 44 | 10000 |
| This Work | 2013 | CI/CO | 0.18 | 0.2 | 1.5 | ± 20 | 700 | 1.8 | 230 | 147 |

CHAPTER 4

CONCLUSION AND FUTURE WORK

4.1 Conclusions

In this thesis, a new approach to compensate for the error resulting from carrier mobility reduction in circuits designed using short-channel MOSFET is developed. The approach is used in redesigning computational circuits based on MTL approach. This includes Square-rooting circuit, squaring circuit and multiplying circuit. The proposed circuits are designed using short channel MOSFETS in 0.18 μ m CMOS technology. The simulation results of the proposed square-rooting circuit have a better performance than prior art in terms of input range, bandwidth and silicon area. However, the major advantages of the proposed squaring circuit over previous circuits in terms of relative error, bandwidth and small silicon area. Comparing with most previous works, the proposed multiplier circuit has a better performance in terms of supply voltage, input range, bandwidth, and silicon area. Using the proposed blocks will enhance the accuracy of analog signal processing applications designed using short channel MOSFETS.

4.2 Directions for Future Work

There are some points to be looked at in the future;

- Layout and post layout simulation for the proposed circuits

- Considering errors due to other short-channel effect.
- Applying the technique for circuits design approaches other than MTL approach.

Appendix A

The process parameters used for this work, TSMC 0.18 μ m Technology:

```
.MODEL nenh NMOS (LEVEL = 49
+VERSION = 3.1      TNOM = 27      TOX = 4.1E-9
+XJ = 1E-7          NCH = 2.3549E17  VTH0 = 0.3694303
+K1 = 0.5789116     K2 = 1.110723E-3  K3 = 1E-3
+K3B = 0.0297124    W0 = 1E-7        NLX = 2.037748E-7
+DVT0W = 0          DVT1W = 0        DVT2W = 0
+DVT0 = 1.2953626   DVT1 = 0.3421545  DVT2 = 0.0395588
+U0 = 293.1687573   UA = -1.21942E-9  UB = 2.325738E-18
+UC = 7.061289E-11  VSAT = 1.676164E5  A0 = 2
+AGS = 0.4764546    B0 = 1.617101E-7  B1 = 5E-6
+KETA = -0.0138552   A1 = 1.09168E-3  A2 = 0.3303025
+RDSW = 105.6133217  PRWG = 0.5          PRWB = -0.2
+WR = 1             WINT = 2.885735E-9  LINT = 1.715622E-8
+XL = 0             XW = -1E-8          DWG = 2.754317E-9
+DWB = -3.690793E-9  VOFF = -0.0948017  NFACTOR = 2.1860065
+CIT = 0            CDSC = 2.4E-4      CDSCD = 0
+CDSCB = 0          ETA0 = 2.665034E-3  ETAB = 6.028975E-5
+DSUB = 0.0442223   PCLM = 1.746064  PDIBLC1 = 0.3258185
+PDIBLC2 = 2.701992E-3  PDIBLCB = -0.1  DROUT = 0.9787232
+PSCBE1 = 4.494778E10  PSCBE2 = 3.672074E-8  PVAG = 0.0122755
+DELTA = 0.01       RSH = 7          MOBMOD = 1
+PRT = 0            UTE = -1.5        KT1 = -0.11
+KT1L = 0           KT2 = 0.022      UA1 = 4.31E-9
+UB1 = -7.61E-18    UC1 = -5.6E-11  AT = 3.3E4
+WL = 0            WLN = 1          WW = 0
+WWN = 1           WWL = 0          LL = 0
+LLN = 1           LW = 0           LWN = 1
+LWL = 0           CAPMOD = 2        XPART = 0.5
+CGDO = 8.58E-10    CGSO = 8.58E-10  CGBO = 1E-12
+CJ = 9.471097E-4   PB = 0.8          MJ = 0.3726161
+CJSW = 1.905901E-10  PBSW = 0.8        MJSW = 0.1369758
+CJSWG = 3.3E-10    PBSWG = 0.8      MJSWG = 0.1369758
+CF = 0            PVTH0 = -5.105777E-3  PRDSW = -1.1011726
+PK2 = 2.247806E-3  WKETA = -5.071892E-3  LKETA = 5.324922E-4
+PU0 = -4.0206081   PUA = -4.48232E-11  PUB = 5.018589E-24
+PVSAT = 2E3        PETA0 = 1E-4    PKETA = -2.090695E-3 )
.MODEL penh PMOS (      LEVEL = 49
+VERSION = 3.1      TNOM = 27      TOX = 4.1E-9
```


| | | | | | |
|----------|----------------|---------|----------------|---------|-----------------|
| +XJ | = 1E-7 | NCH | = 4.1589E17 | VTH0 | = -0.3823437 |
| +K1 | = 0.5722049 | K2 | = 0.0219717 | K3 | = 0.1576753 |
| +K3B | = 4.2763642 | W0 | = 1E-6 | NLX | = 1.104212E-7 |
| +DVT0W | = 0 | DVT1W | = 0 | DVT2W | = 0 |
| +DVT0 | = 0.6234839 | DVT1 | = 0.2479255 | DVT2 | = 0.1 |
| +U0 | = 109.4682454 | UA | = 1.31646E-9 | UB | = 1E-21 |
| +UC | = -1E-10 | VSAT | = 1.054892E5 | A0 | = 1.5796859 |
| +AGS | = 0.3115024 | B0 | = 4.729297E-7 | B1 | = 1.446715E-6 |
| +KETA | = 0.0298609 | A1 | = 0.3886886 | A2 | = 0.4010376 |
| +RDSW | = 199.1594405 | PRWG | = 0.5 | PRWB | = -0.4947034 |
| +WR | = 1 | WINT | = 0 | LINT | = 2.93948E-8 |
| +XL | = 0 | XW | = -1E-8 | DWG | = -1.998034E-8 |
| +DWB | = -2.481453E-9 | VOFF | = -0.0935653 | NFACTOR | = 2 |
| +CIT | = 0 | CDSC | = 2.4E-4 | CDSCD | = 0 |
| +CDSCB | = 0 | ETA0 | = 3.515392E-4 | ETAB | = -4.804338E-4 |
| +DSUB | = 1.215087E-5 | PCLM | = 0.96422 | PDIBLC1 | = 3.026627E-3 |
| +PDIBLC2 | = -1E-5 | PDIBLCB | = -1E-3 | DROUT | = 1.117016E-4 |
| +PSCBE1 | = 7.999986E10 | PSCBE2 | = 8.271897E-10 | PVAG | = 0.0190118 |
| +DELTA | = 0.01 | RSH | = 8.1 | MOBMOD | = 1 |
| +PRT | = 0 | UTE | = -1.5 | KT1 | = -0.11 |
| +KT1L | = 0 | KT2 | = 0.022 | UA1 | = 4.31E-9 |
| +UB1 | = -7.61E-18 | UC1 | = -5.6E-11 | AT | = 3.3E4 |
| +WL | = 0 | WLN | = 1 | WW | = 0 |
| +WWN | = 1 | WWL | = 0 | LL | = 0 |
| +LLN | = 1 | LW | = 0 | LWN | = 1 |
| +LWL | = 0 | CAPMOD | = 2 | XPART | = 0.5 |
| +CGDO | = 7.82E-10 | CGSO | = 7.82E-10 | CGBO | = 1E-12 |
| +CJ | = 1.214428E-3 | PB | = 0.8461606 | MJ | = 0.4192076 |
| +CJSW | = 2.165642E-10 | PBSW | = 0.8 | MJSW | = 0.3202874 |
| +CJSWG | = 4.22E-10 | PBSWG | = 0.8 | MJSWG | = 0.3202874 |
| +CF | = 0 | PVTH0 | = 5.167913E-4 | PRDSW | = 9.5068821 |
| +PK2 | = 1.095907E-3 | WKETA | = 0.0133232 | LKETA | = -3.648003E-3 |
| +PU0 | = -1.0674346 | PUA | = -4.30826E-11 | PUB | = 1E-21 |
| +PVSAT | = 50 | PETA0 | = 1E-4 | PKETA | = -1.822724E-3) |

Appendix B

Monte Carlo simulation statements (T-Spice) for threshold voltage and channel length variations are used for this work.

➤ (Square-rooting Circuit)

General

.lib "rf018.1" TT

.op

.probe

.option probev

.option probei

.option monteinfo=2

*** Parameters ***

.param L = 0.35u

.param LO = 0.35u

.param M = 2.5u

.param MU = 5u

.param O = 1u

.param W = 5u

.param WL = 2.5u

.param dvthp1=MC_dvthp1

.param MC_dvthp1=agauss(0,'0.41e-9/sqrt(M*L)',3) {Gaussian distribution for threshold variation}

.param dvthp4=MC_dvthp4

.param MC_dvthp4=agauss(0,'0.41e-9/sqrt(MU*L)',3) {Gaussian distribution for threshold variation}

.param Lt=MC_Lp

.param MC_Lp=gauss(0.35u,0.02,3) {Gaussian distribution for channel length variation}

Circuit

M1 5 shift1 Vdd Vdd pch W=M L=L {I changed 9 to shift1 when threshold voltage variation is used}

M1 5 9 Vdd Vdd pch W=M L=Lt {If channel length variation is used}

M2 Gnd 5 9 9 pch W=M L=L

M3 7 7 Vdd Vdd pch W=MU L=L

M4 4 shift4 7 7 pch W=MU L=L {I changed 5 to shift1 when threshold voltage variation is used}

M4 4 5 7 7 pch W=MU L=Lt {If channel length variation is used}

M5 9 10 Vdd Vdd pch W=W L=L

M6 10 10 Vdd Vdd pch W=W L=L

M7 8 10 Vdd Vdd pch W=W L=L

M8 5 1 Gnd Gnd nch W=W L=L

M9 1 1 Gnd Gnd nch W=W L=L

M10 4 1 Gnd Gnd nch W=W L=L

M11 4 8 Gnd Gnd nch W=W L=L

M12 8 8 Gnd Gnd nch W=W L=L

```

M13 6 1 Gnd Gnd nch W=WL L=L
M14 6 8 Gnd Gnd nch W=WL L=L
M15 6 7 Vdd Vdd pch W=MU L=L
M16 3 3 Gnd Gnd nch W=O L=LO
M17 6 6 3 3 nch W=O L=LO
M18 2 3 Gnd Gnd nch W=O L=LO
M19 11 6 2 2 nch W=O L=LO
RR_L Vdd N_11 R=10k
VVdd Vdd Gnd DC 2
Iix Vdd 1 DC Ix
Iiy 10 Gnd DC 3u
vmc1 9 shift1 dvthp1 {9 is a number which is changed to shift1}
vmc4 5 shift4 dvthp4 {{5 is a number which is changed to shift4}}
***Analysis***
.dc lin Ix 0 80uA 0.1uA sweep monte=100
.measure dc Ix max id(MM19)
.print dc id(MM19)
.end

```

➤ (Proposed Squaring Circuit)

```

***General***
.lib "rf018.1" TT
.op
.probe
.option probev
.option probei
.option monteinfo=2
***Parameters***
.param Ix = 0u
.param L = 0.2u
.param LO = 0.485u
.param M = 5u
.param MU = 2.5u
.param WO = 0.3u
.param dvthp1=MC_dvthp1
.param MC_dvthp1=agauss(0,'0.41e-9/sqrt(M*L)',3) {Gaussian distribution for threshold variation}
.param dvthp4=MC_dvthp4
.param MC_dvthp4=agauss(0,'0.41e-9/sqrt(MU*L)',3) {Gaussian distribution for threshold variation}
.param Lt=MC_Lp
.param MC_Lp=gauss(0.2u,0.02,3) {Gaussian distribution for channel length variation}
***Circuit***
M1 2 shift1 Vdd Vdd pch W=M L=L {I changed 2 to shift1 when threshold voltage variation is used}
M1 2 2 Vdd Vdd pch W=M L=L {If channel length variation is used}
M2 3 3 2 2 pch W=M L=L

```

```

M3 6 6 Vdd Vdd pch W=MU L=L
M4 4 shift4 6 6 pch W=MU L=L {I changed 3 to shift4 when threshold voltage variation is used}
M4 4 3 6 6 pch W=MU L=L {If channel length variation is used}
M5 4 6 Vdd Vdd pch W=MU L=L
M6 5 6 Vdd Vdd pch W=MU L=L
M7 1 1 Gnd Gnd nch W=M L=L
M8 3 1 Gnd Gnd nch W=M L=L
M9 4 1 Gnd Gnd nch W=M L=L
M10 5 1 Gnd Gnd nch W=MU L=L
M11 5 8 Gnd Gnd nch W=MU L=L
M12 8 8 Gnd Gnd nch W=M L=L
M13 6 8 Gnd Gnd nch W=M L=L
M14 5 5 Gnd Gnd nch W=WO L=LO
M15 11 5 Gnd Gnd nch W=WO L=LO
M16 8 8 9 9 pch W=M L=L
M17 9 9 10 10 pch W=M L=L
M19 10 10 Vdd Vdd pch W=M L=L
M18 8 9 7 7 pch W=M L=L
M20 7 10 Vdd Vdd pch W=M L=L
RRL Vdd 11 R=10k
VVDD Vdd Gnd DC 1.5
IIb Vdd 1 DC 60u
IIx 9 Gnd DC Ix
vmc1 2 shift1 dvthp1 {2 is a number which is changed to shift1}
vmc4 3 shift4 dvthp4 {3 is a number which is changed to shift4}
***Analysis***
.dc lin Ix -40u 40u 0.1u sweep monte=100
.measure dc Ix max id(MM15)
.print dc id(MM15)
.end

```

Appendix C

Publications

Patents/ Disclosures:

- [1] Munir Al-Absi and **Ibrahim Ass-saban**, " A new CMOS current mode squaring circuit with compensation for error due to carrier mobility reduction" filed with the U.S. Patent and Trademark Office (USPTO) on **November 5, 2013, Docket # 35000.34**

Refereed Journal /Magazine Articles:

- [1] Munir A. AL-Absi and **Ibrahim As-sabban** "A New Highly Accurate CMOS Current-Mode Four Quadrant Multiplier", Arabian Journal for science and technology, published online, Dec 2014.
- [2] Munir A. AL-Absi and **Ibrahim As-sabban** "A CMOS Current-mode Squaring Circuit free from Error Resulting from Carrier Mobility Reduction" Analog integrated circuit and signal processing" October 2014, Volume 81, Issue 1, pp 23-28.

Refereed Conference Publications:

- [1] Munir Al-Absi and **Ibrahim As-sabban**, "A New Current-mode Squaring Circuit with Compensation for Error Resulting from Carrier Mobility Reduction," ELECO 2013 8th International Conference on Electrical and Electronics Engineering, Nov 2013.
- [2] Munir Al-Absi and **Ibrahim As-sabban**, "Anew Square-Root Circuit Using Short Channel MOSFETs with Compensation for Error Resulting from Carrier Mobility Reduction," Electronics and Optoelectronics Vol. 1, No. 1, March 2013, pp.6-8.

References

- [1] R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," Solid-State Circuits, IEEE Journal of, vol. 9, no. 5, pp. 256-268, 1974.
- [2] A. S. Sedra and K. C. Smith, Microelectronic circuits. 2004.
- [3] R. J. Baker, CMOS: Circuit design, layout, and simulation, vol. 18. Wiley-IEEE Press, 2011.
- [4] B. Razavi, Design of analog CMOS integrated circuits, 2005.
- [5] R. J. Wiegink, "Analysis and synthesis of MOS translinear circuits," Ph. D. Thesis, vol. 1, p. 62, 1992.
- [6] E. Seevinck and R. J. Wiegink, "Generalized translinear circuit principle," Solid-State Circuits, IEEE Journal of, vol. 26, no. 8, pp. 1098-1102, 1991.
- [7] D. Ghosh and D. Patranabis, "A simple analog divider having independent control of sensitivity and design conditions," Instrumentation and Measurement, IEEE Transactions on, vol. 39, no. 3, pp. 522-526, 1990.
- [8] H. Wasaki, Y. Horio, and S. Nakamura, "Current multiplier/divider circuit," Electronics letters, vol. 27, no. 6, pp. 504-506, 1991.
- [9] C. H. J. Mensink and B. Nauta, "CMOS tunable linear current divider," Electronics Letters, vol. 32, no. 10, pp. 889-890, 1996.
- [10] S. I. Liu, "Square-rooting and vector summation circuits using current conveyors," IEE Proc.P.G, vol. 142, pp. 223-226, Feb. 1993.

- [11] C. Chen and Z. Li, "A low-power CMOS analog multiplier," *Circuits and Systems II: Express Briefs, IEEE Transactions on*, vol. 53, no. 2, pp. 100-104, 2006.
- [12] J. K. Seon and J. J. Charlot, "Design and applications of precise analog computational circuits," in *Circuits and Systems, 2000. 42nd Midwest Symposium on*, 1999, vol. 1, pp. 275-278.
- [13] K. Bult and H. Wallinga, "A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturation," *Solid-State Circuits, IEEE Journal of*, vol. 22, no. 3, pp. 357-365, 1987.
- [14] S. R. Zarabadi, M. Ismail, and C. C. Hung, "High performance analog VLSI computational circuits," *Solid-State Circuits, IEEE Journal of*, vol. 33, no. 4, pp. 644-649, 1998.
- [15] A. Nedungadi and T. Viswanathan, "Design of linear CMOS transconductance elements," *Circuits and Systems, IEEE Transactions on*, vol. 31, no. 10, pp. 891-894, 1984.
- [16] S. I. Liu and C. C. Chang, "CMOS analog divider and four-quadrant multiplier using pool circuits," *Solid-State Circuits, IEEE Journal of*, vol. 30, no. 9, pp. 1025-1029, 1995.
- [17] S. I. Liu, "Square-rooting and vector summation circuits using current conveyors," *IEE Proceedings-Circuits, Devices and Systems*, vol. 142, no. 4, pp. 223-226, 1995.
- [18] C. A. De La Blas and A. Lopez, "A novel two quadrant MOS translinear squarer-divider cell," in *Electronics, Circuits and Systems, 2008. ICECS 2008. 15th IEEE International Conference on*, 2008, pp. 5-8.

- [19] A. Naderi, A. Khoei, and K. Hadidi, "High speed, low power four-quadrant CMOS current-mode multiplier," in Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on, 2007, pp. 1308-1311.
- [20] A. Naderi, H. Mojarrad, H. Ghasemzadeh, A. Khoei, and K. Hadidi, "Four-quadrant CMOS analog multiplier based on new current squarer circuit with high-speed," in EUROCON 2009, EUROCON'09. IEEE, 2009, pp. 282-287.
- [21] A. J. Lopez-Martin, C. A. De La Cruz Bias, J. Ramirez-Angulo, and R. G. Carvajal, "Compact low-voltage CMOS current-mode multiplier/divider," in Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, 2010, pp. 1583-1586.
- [22] T. Baldeweck, P. Laugier, A. Herment, and G. Berger, "Application of autoregressive spectral analysis for ultrasound attenuation estimation: interest in highly attenuating medium," Ultrasonics, Ferroelectrics and Frequency Control, IEEE Transactions on, vol. 42, no. 1, pp. 99-110, 1995.
- [23] P. Wu and T. Stepinski, "Quantitative estimation of ultrasonic attenuation in a solid in the immersion case with correction of diffraction effects," Ultrasonics, vol. 38, no. 1, pp. 481-485, 2000.
- [24] R. Torrance, T. Viswanathan, and J. V. Hanson, "CMOS voltage to current transducers," Circuits and Systems, IEEE Transactions on, vol. 32, no. 11, pp. 1097-1104, 1985.
- [25] T. L. Viswanathan, "CMOS transconductance element," Proceedings of the IEEE, vol. 74, no. 1, pp. 222-224, 1986.
- [26] J. Millman and A. Grabel, microelectronics. McGraw Hill, 1992.

- [27] C. Toumazou, F. J. Lidgey, and D. G. Haigh, Analogue IC Design: the current-mode approach. London U.K: Peter Peregrinus, 1990.
- [28] S. Vlassis and C. Psychalinos, "A square-root domain differentiator," in IEEE International Symposium on Circuits and Systems, 2002. ISCAS 2002, 2002, vol. 2, pp. II-217-II-220 vol.2.
- [29] S. Vlassis and C. Psychalinos, "A square-root domain differentiator circuit," Analog Integrated Circuits and Signal Processing, vol. 40, no. 1, pp. 53-59, 2004.
- [30] K. O. M. Fouad and A. M. Soliman, "Square root domain differentiator," Circuits, Devices and Systems, IEE Proceedings -, pp. 723-728, 2005.
- [31] C. Psychalinos and S. Vlassis, "A high performance square-root domain integrator," Analog Integrated Circuits and Signal Processing, vol. 32, no. 1, pp. 97-101, 2002.
- [32] J. Mulder, W. A. Serdijn, A. C. Van Der Woerd, and A. H. M. Van Roermund, "A 3.3 V current-controlled $\sqrt{}$ -domain oscillator," Analog Integrated Circuits and Signal Processing, vol. 16, no. 1, pp. 17-28, 1998.
- [33] A. J. Lopez-Martin and A. Carlosena, "A tunable CMOS square-root domain oscillator," in The 2000 IEEE International Symposium on Circuits and Systems, 2000. Proceedings. ISCAS 2000 Geneva, 2000, vol. 5, pp. 573-576 vol.5.
- [34] K. O. Mohammed and A. M. Soliman, "A tunable square root domain oscillator," Analog Integrated Circuits and signal Processing, vol. 43, no. 1, pp. 91-95, 2005.
- [35] G. J. Yu, B. D. Liu, Y. C. Hsu, and C. Y. Huang, "Design of log domain low-pass filters by MOSFET square law," in ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on, 2000, pp. 9-12.

- [36] J. Veerendra Kumar and K. Radhakrishna Rao, "A low-voltage low power CMOS companding filter," in VLSI Design, 2003. Proceedings. 16th International Conference on, 2003, pp. 309-314.
- [37] G. Yu, C. Huang, and J. Chen, "Design of square-root domain filters," Analog Integrated Circuits and Signal Processing, vol. 43, no. 1, pp. 49-59, 2005.
- [38] A. Kircay, M. S. Keserlioglu, and U. Cam, "A new current-mode square-root-domain notch filter," in Circuit Theory and Design, 2009. ECCTD 2009. European Conference on, 2009, pp. 229-232.
- [39] A. J. Lopez-Martin and A. Carlosena, "Geometric-mean based current-mode CMOS multiplier/divider," in Circuits and Systems, 1999. ISCAS'99. Proceedings of the 1999 IEEE International Symposium on, 1999, vol. 1, pp. 342-345.
- [40] A. J. López-Martín and A. Carlosena, "Current-mode multiplier/divider circuits based on the MOS translinear principle," Analog Integrated Circuits and Signal Processing, vol. 28, no. 3, pp. 265-278, 2001.
- [41] A. Payne and C. Toumazou, "Linear transfer function synthesis using non-linear IC components," in Circuits and Systems, 1996. ISCAS'96, Connecting the World., 1996 IEEE International Symposium on, 1996, vol. 1, pp. 53-56.
- [42] J. Mulder, A. C. Van der Woerd, W. A. Serdijn, and A. H. M. Van Roermund, "Current-mode companding \sqrt{x} -domain integrator," Electronics Letters, vol. 32, no. 3, pp. 198-199, 1996.
- [43] M. Eskiyeili and A. Payne, "Square root domain' filter design and performance," Analog Integrated Circuits and Signal Processing, vol. 22, no. 2-3, pp. 231-243, 2000.

- [44] C. Y. Chen, C. Y. Huang, and B.-D. Liu, "Current-mode defuzzifier circuit to realise the centroid strategy," IEE Proceedings-Circuits, Devices and Systems, vol. 144, no. 5, pp. 265-271, 1997.
- [45] V. R. K. A. W. SURAKAMPONTORN, "A class AB CMOS square-rooting circuit," International journal of electronics, vol. 85, no. 1, pp. 55-60, 1998.
- [46] T. Rungkhum, A. Julsereewong, V. Riewruja, and P. Julsereewong, "A CMOS based square-rooting circuit," in Control, Automation and Systems, 2007. ICCAS'07. International Conference on, 2007, pp. 161-164.
- [47] C. Sakul, "A CMOS Square-Rooting Circuits," ITC-CSCC: 2008, 537-540, 2008.
- [48] A. Kircay and M. S. Keserlioglu, "Novel current-mode second-order square-root-domain highpass and allpass filter," in Electrical and Electronics Engineering, 2009. ELECO 2009. International Conference on, 2009, pp. II-242.
- [49] Y. S. Lin and G. J. Yu, "1.5 V Square-Root Domain Band-Pass Filter With Stacking Technique."
- [50] C. Sakul and K. Dejhan, "Squaring and square-root circuits based on flipped voltage follower and applications," International Journal of Information Systems and Telecommunication Engineering, vol. 1, no. 1, pp. 19-24, 2010.
- [51] J. K. Seon, "Design and application of precise analog computational circuits," Analog Integrated Circuits and Signal Processing, vol. 54, no. 1, pp. 55-66, 2008.
- [52] S. Menekay, Rıza Can Tarcın, and Hakan Kuntman, "The second order low pass filter design with a novel higher precision square-root circuit," IU-Journal of Electrical & Electronics Engineering, vol. 7, no. 1, 2007.

- [53] S. I. Liu and D.-J. Wei, "Analogue squarer and multiplier based on MOS square-law characteristic," *Electronics Letters*, vol. 32, no. 6, pp. 541-542, 1996.
- [54] I. M. Filanovsky and H. P. Baltes, "Simple CMOS analog square-rooting and squaring circuits," *Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on*, vol. 39, no. 4, pp. 312-315, 1992.
- [55] W. Gai, H. Chen, and E. Seevinck, "Quadratic-translinear CMOS multiplier-divider circuit," *Electronics letters*, vol. 33, no. 10, pp. 860-861, 1997.
- [56] K. Tanno, O. Ishizuka, and Z. Tang, "Four-quadrant CMOS current-mode multiplier independent of device parameters," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol. 47, no. 5, pp. 473-477, 2000.
- [57] D. La Cruz-Blas, A. López-Martín, and A. Carlosena, "1.5-V MOS translinear loops with improved dynamic range and their applications to current-mode signal processing," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol. 50, no. 12, pp. 918-927, 2003.
- [58] C.Y. Huang, C. Y. Chen, and B.-D. Liu, "Current-mode linguistic hedge circuit for adaptive fuzzy logic controllers," *Electronics Letters*, vol. 31, no. 17, pp. 1517-1519, 1995.
- [59] A. Ravindran, K. Ramarao, E. Vidal, and M. Ismail, "Compact low voltage four quadrant CMOS current multiplier," *Electronics letters*, vol. 37, no. 24, pp. 1428-1429, 2001.
- [60] A. J. Lopez-Martin, C. A. De La Cruz Bias, J. Ramirez-Angulo, and R. G. Carvajal, "Compact low-voltage CMOS current-mode multiplier/divider," in *Circuits*

- and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on, 2010, pp. 1583-1586.
- [61] I. Chaisayun, S. Piangprantong, and K. Dejhan, "Versatile analog squarer and multiplier free from body effect," *Analog Integrated Circuits and Signal Processing*, vol. 71, no. 3, pp. 539-547, 2012.
- [62] R. C. Tarcan and H. Kuntman, "CMOS High Precision Current-Mode Squarer/Divider Circuit," in *Signal Processing and Communications Applications*, 2007. SIU 2007. IEEE 15th, 2007, pp. 1-4.
- [63] M. Tavassoli, A. Khoei, and K. Hadidi, "High-precision MOS-trans-linear loop-based squarer/divider circuit free from mobility reduction," in *Electrical Engineering (ICEE), 2011 19th Iranian Conference on*, 2011, pp. 1-5.
- [64] E. Bruun, "Analytical expressions for harmonic distortion at low frequencies due to device mismatch in CMOS current mirrors," *Circuits and Systems II: Analog and Digital Signal Processing*, *IEEE Transactions on*, vol. 46, no. 7, pp. 937-941, 1999.
- [65] G. Palmisano, G. Palumbo, and S. Pennisi, "High linearity CMOS current output stage," *Electronics letters*, vol. 31, no. 10, pp. 789-790, 1995.
- [66] R. A. H. Balmford and W. Redman-White, "New high-compliance CMOS current mirror with low harmonic distortion for high-frequency circuits," *Electronics Letters*, vol. 29, no. 20, pp. 1738-1739, 1993.
- [67] M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, "Matching properties of MOS transistors," *Solid-State Circuits, IEEE Journal of*, vol. 24, no. 5, pp. 1433-1439, 1989.

- [68] C. Michael and M. Ismail, "Statistical modeling of device mismatch for analog MOS integrated circuits," *Solid-State Circuits, IEEE Journal of*, vol. 27, no. 2, pp. 154-166, 1992.
- [69] G. Han and E. Sanchez-Sinencio, "CMOS transconductance multipliers: A tutorial," *Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on*, vol. 45, no. 12, pp. 1550-1563, 1998.
- [70] B. Gilbert, "A precise four-quadrant multiplier with subnanosecond response," *Solid-State Circuits, IEEE Journal of*, vol. 3, no. 4, pp. 365-373, 1968.
- [71] B. Gilbert, "A high-performance monolithic multiplier using active feedback," *Solid-State Circuits, IEEE Journal of*, vol. 9, no. 6, pp. 364-373, 1974.
- [72] D. C. Soo and R. G. Meyer, "A four-quadrant NMOS analog multiplier," *Solid-State Circuits, IEEE Journal of*, vol. 17, no. 6, pp. 1174-1178, 1982.
- [73] J. N. Babanezhad and G. C. Temes, "A 20-V four-quadrant CMOS analog multiplier," *Solid-State Circuits, IEEE Journal of*, vol. 20, no. 6, pp. 1158-1168, 1985.
- [74] H. J. Song and C. K. Kim, "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers," *Solid-State Circuits, IEEE Journal of*, vol. 25, no. 3, pp. 841-848, 1990.
- [75] C. W. Kim and S. P. Park, "Design and implementation of a new four-quadrant MOS analog multiplier," *Analog Integrated Circuits and Signal Processing*, vol. 2, no. 2, pp. 95-103, 1992.

- [76] Z. Wang, "A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance," *Solid-State Circuits, IEEE Journal of*, vol. 26, no. 9, pp. 1293-1301, 1991.
- [77] C. Abel, S. Sakurai, E. Larsen, and M. Ismail, "Four-quadrant CMOS/BiCMOS multipliers using linear-region MOS transistors," in *Circuits and Systems, 1994. ISCAS'94., 1994 IEEE International Symposium on*, 1994, vol. 5, pp. 273-276.
- [78] Y. Igarashi, A. Hyogo, and K. Sekine, "Design of very low-distortion, four-quadrant analog multiplier-type CMOS-OTA considering variation of mobility according to the gate voltage," *Electronics and Communications in Japan (Part II: Electronics)*, vol. 77, no. 7, pp. 65-76, 1994.
- [79] S. I. Liu and Y. S. Hwang, "CMOS four-quadrant multiplier using bias feedback techniques," *Solid-State Circuits, IEEE Journal of*, vol. 29, no. 6, pp. 750-752, 1994.
- [80] A. Naderi, A. Khoei, K. Hadidi, and H. Ghasemzadeh, "A new high speed and low power four-quadrant CMOS analog multiplier in current mode," *AEU-International Journal of Electronics and Communications*, vol. 63, no. 9, pp. 769-775, 2009.
- [81] V. J. Oliveira and N. Oki, "Low voltage four-quadrant current multiplier: an improved topology for n-well CMOS process," *Analog Integrated Circuits and Signal Processing*, vol. 65, no. 1, pp. 61-66, 2010.
- [82] A. Alikhani and A. Ahmadi, "A novel current-mode four-quadrant CMOS analog multiplier/divider," *AEU-International Journal of Electronics and Communications*, vol. 66, no. 7, pp. 581-586, 2012.

- [83] S. Menekay, R. C. Tarcán, and H. Kuntman, "Novel high-precision current-mode circuits based on the mos-translinear principle," *AEU-International Journal of Electronics and Communications*, vol. 63, no. 11, pp. 992-997, 2009.
- [84] K. Dejhan, N. Suwanchatree, and P. P. I. Chaisayun, "The CMOS analog multiplier free from mobility reduction," in *Communications and Information Technology, 2004. ISCIT 2004. IEEE International Symposium on*, 2004, vol. 1, pp. 23-28.
- [85] E. Ibaragi, A. Hyogo, and K. Sekine, "A CMOS analog multiplier free from mobility reduction and body effect," *IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences*, vol. 82, no. 2, pp. 327-334, 1999.
- [86] S. Menekay, R. C. Tarcán, and H. Kuntman, "Novel high-precision current-mode multiplier/divider," *Analog Integrated Circuits and Signal Processing*, vol. 60, no. 3, pp. 237-248, 2009.
- [87] A. J. Lopez-Martin and A. Carlosena, "Design of MOS-translinear multiplier/dividers in analog VLSI," *VLSI Design*, vol. 11, no. 4, pp. 321-329, 2000.

Vitae

Ibrahim Ali Abu-Bakr As-Sabban was born in Hadhramout Province and he is a Yemeni nationality. He is a graduate student in Electrical Engineering Department at King Fahd University of Petroleum and Minerals (KFUPM), Dhahran, Saudi Arabia. He received his bachelor's degree in in Electronic and Communication Engineering from Hadhramout university of Science & Technology in August 2007.

Current Address:

King Fahd University of Petroleum & Mineral

Dhahran 3126, Saudi Arabia.

Permanent Address:

Ashier, Hadhramout, Yemen

Telephone:

+966 535752185

+967 734470455

+967 5 331884

Emails:

ebraheem884@gmail.com

assa884@gmail.com